Optimization of low power 12-bit cycle analog to digital converter and its application in CMOS image sensor
Subject Areas : Electronics Engineering
Asghar Ebrahimi
1
(Islamic Azad University, Faculty member)
Mina Shirali
2
(Islamic Azad University, Bushehr Branch, Department of Electronics, Bushehr, Iran)
Keywords:
Abstract :
In this paper, the performance of high-speed video cameras using CMOS video sensor technology has been improved. A high-speed CMOS video sensor with parallel analog output of 1000 frames per second at 512 x 512 pixels and 3000 frames per second at 1024 x 1024 pixels For high-amplitude CMOS image sensors, a pixel ADC of a sequential column-parallel approximation ADC has been reported. High-speed, 12-bit columnar-parallel ADC arrays with a small 0.09 array size are included on either side of the image array. A method for accelerating conversion speeds using variable clock synchronization and sampling capacitors has been developed. Is. The pixel load amplifier achieves a light sensitivity of 19.9 V / lxs. The full signal size at the pixel output is 1.8V in the power supply 3.3V and the noise level is measured at 1.8 and the dynamic signal amplitude is 60dB.
[1] D. X. Yang, A. E. Gamal, B. Fowler, and H. Tian, “A 640x512 CMOSImage Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-LevelADC,” ISSCC Dig. Tech. Papers, pp. 308-309, Feb., 2002.
[2] W. Bidermann, A. E. Gamal, S. Ewedemi, J. Reyneti, H. Tian, D. Wile,D. Yang, “A 0.18m High Dynamic Range NTSC/PAL Imaging System-ona-Chip with Enhanced DRAM Frame Buffer,” ISSCC Dig. Tech. Papers, pp.212-213, Feb., 2007.
[3] O.Y. Pecht, A. Belenky, “Autoscaling CMOS APS with CustomizedIncrease of Dynamic Range,” ISSCC Dig. Tech. Papers, pp. 100-101, Feb.,2008.
[4] Steven Decker, R. Daniel McGrath, Kevin Brehmer, Gharles G. Sodini,“A 256 x 256 CMOS Imaging Array with Wide Dynamic Range Pixels andColumn-Parallel Digital Ouput”, IEEE J. Solid-State Circuits, 33, no. 12,pp. 2081-2091, 2009.
[5] S. H. Lewis and P.R.Gray, “A Pipelined 5-MSample/s 9-bit Analog-to-Digital Converter,’’ IEEE J. Solid-State Circuits, pp. 954-961, vol. SC-22,2010
_||_[1] D. X. Yang, A. E. Gamal, B. Fowler, and H. Tian, “A 640x512 CMOSImage Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-LevelADC,” ISSCC Dig. Tech. Papers, pp. 308-309, Feb., 2002.
[2] W. Bidermann, A. E. Gamal, S. Ewedemi, J. Reyneti, H. Tian, D. Wile,D. Yang, “A 0.18m High Dynamic Range NTSC/PAL Imaging System-ona-Chip with Enhanced DRAM Frame Buffer,” ISSCC Dig. Tech. Papers, pp.212-213, Feb., 2007.
[3] O.Y. Pecht, A. Belenky, “Autoscaling CMOS APS with CustomizedIncrease of Dynamic Range,” ISSCC Dig. Tech. Papers, pp. 100-101, Feb.,2008.
[4] Steven Decker, R. Daniel McGrath, Kevin Brehmer, Gharles G. Sodini,“A 256 x 256 CMOS Imaging Array with Wide Dynamic Range Pixels andColumn-Parallel Digital Ouput”, IEEE J. Solid-State Circuits, 33, no. 12,pp. 2081-2091, 2009.
[5] S. H. Lewis and P.R.Gray, “A Pipelined 5-MSample/s 9-bit Analog-to-Digital Converter,’’ IEEE J. Solid-State Circuits, pp. 954-961, vol. SC-22,2010