Abstract:
The aim of this article is to investigate the optimization of power consumption and delay in the design of full adder based on CMOS technology. Different ideas that have existed in the implementation of adder circuits have been simulated. In the implementation of the adder cell circuit, in some articles the input classes are different and in some others the output classes are different. In different articles, complementary CMOS logic, ratio, complementary pass transistor, transfer gates and majority function have been used. In this paper, a full adder based on CMOS technology is designed and simulated by HSPICE software. The results show that the optimization of power consumption and delay in the design of the full adder has been done effectively using the proposed method, and the simulation results show the superiority of the proposed adder over other models.
Manuscript profile