A review on power reducing methods of neural recording amplifiers

Subject Areas : Renewable energy

samira mehdipour ¹ , mehdi habibi ²

1 - MSc - Department of Electrical Engineering-Islamic Azad University, Najafabad Branch, Najafabad, Iran
2 - Assistant Professor - Department of Engineering - University of Isfahan, Isfahan, Iran

Received: 2015-11-05 Accepted : 2016-08-30 Published : 2016-10-01

Keywords: Low power, low noise, Neural-recording amplifier, subthreshold operation, weak inversion,

Abstract :

Implantable multi-channel neural recording Microsystems comprise a large number of neural amplifiers, that can affect the overall power consumption and chip area of the analog part of the system.power, noise, size and dc offset are the main challenge faced by designers. Ideally the output of the opamp should be at zero volts when the inputs are grounded.In reality the input terminals are at slightly different dc potentials.The input offset voltage is defined as the voltage that must be applied between the two input terminals of the opamp to obtain zero volts at the output. Amplifier must have capability to reject this dc offset. First method that uses a capacitor feedback network with ac coupling of input devices to reject the offset is very popular in designs.very small low-cutoff frequency.The second method employs a closed-loop resistive feedback and electrode capacitance to form a highpass filter.Moreover,The third method adopts the symmetric floating resistor the feedback path of low noise amplifier to achieve low-frequency cutoff and rejects DC offset voltage. .In some application we can use folded cascade topology.The telescopic topology is a good candidate in terms of providing large gain and phase margin while dissipating small power. the cortical VLSI neuron model reducing power consumption of circuits.Power distribution is the best way to reduce power, noise and silicon area. The total power consumption of the amplifier array is reduced by applying the partial OTA sharing technique. The silicon area is reduced as a benefit of sharing the bulky capacitor

References:

[1] J.N.Y. Aziz, R. Genov, B.L. Bardakjian, M. Derchansky, P.L. Carlen, “Brain-silicon interface for high-resolution in vitro neural recording”, IEEE Trans. on Biomed. Circuits and Sys, Vol. 1, No. 1, pp. 56-62, March 2007.

[2] R.C. Gesteland, B. Howland, J.Y. Lettvin, W.H. Pitts, "Comments on microelectrodes”, Proceedings of the IRE, Vol. 47, pp. 1856-1862, 1959.

[3] V.S. Polikov, P.A. Tresco, W.M. Reichert, “Response of brain tissue to chronically implanted neural electrodes," Journal of Neuroscience Methods, Vol. 148, pp. 1-18, 2005.

[4] K. Najafi, “Solid-state micro sensor for cortical nerve recordings”, IEEE Engineering in Medicine and Biology, Vol. 13, No. 3, pp. 375-387, June/July1994.

[5] V. Majidzadeh, A. Schmid, Y. Leblebici, “Energy efficient  low noise neural recording  amplifier with enhanced noise efficiency factor”, IEEE Trans. on Biomed. Circuits and Sys., Vol. 5, No. 3, pp. 262-271, June 2011.

[6] S.S. Saberhosseini, A. Zabihian, A.M. Sodagar , “Low-noise OTA for neural amplifying applications”, Proceeding of the IEEE/ICCDCS, pp. 1-4, March 2012.

[7] F. Shahrokhi, K. Abdelhalim, D. Serletis, P.L. Carlen, R. Genov, “The 128-channel fully differential digital integrated neural recording and stimulation interface”, IEEE Trans. on Biomed. Circuits and Sys, Vol. 4, No. 3, pp. 149-161, June 2010.

[8] S. Rehman, A.M. Kambo, “A new architecture for neural signal amplification in implantable brain machine interfaces”, Proceeding of the IEEE/EMBC, pp. 2744-2747, July 2013.

[9] W. Wattanapanitch, R. Sarpeshkar, “A low-power 32-channel digitally programmable neural recording integrated circuit”, IEEE Trans. on Biomed. Circuits and Sys., Vol. 5, No. 6, pp. 592–602, Dec. 2011.

[10] Y. Li, Q. Ma, M.R. Haider, Y. Massoud, “An ultra-low-power bio amplifier for implantable large-scale recording of neural activity”, Proceeding of the IEEE/WAMICON, pp. 1 – 4, April 2013.

[11] P. Kmon, P. Grybos, “Energy efficient low-noise multichannel neural amplifier in submicron CMOS process”, IEEE Trans, on Circuits and Sys., Vol. 60, No. 7, pp. 1764 – 1775, July 2013.

[12] F. Zhang, 1. Holleman, B. Otis, “Design of ultra-low power biopotential amplifiers for biosignal acquisition applications”, IEEE Trans, on Biomed Circuits and Sys, Vol. 6, No. 4, pp. 344 -355, Aug. 2012.

[13] E.M. Izhikevich, “Simple model of spiking neurons”, IEEE Trans. Neural Network, Vol. 14, No. 6, pp. 1569–1572, Nov. 2003.

[14] Y.J. Lee, Y. Kim, J. Ayers, A. Volkovskii, A. Selverston, H. Abarbanel, M. Rabinovich, “Low power real time electronic neuron VLSI design using subthreshold technique”, In Circuits and Systems, Proceedings of the 2004 International Symposium on, Vol. 4, pp. 1V–744–7, May 2004.

[15] K. Nakada, T. Asai, H. Hayashi, “A silicon resonate-and-fire neuron based on the volterra system”, Proceeding of the NOLTA, Belgium, pp. 82–85, Oct. 2005.

[16] B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vazquez, J. L. Huertas, “A CMOS  implementation of fitzhugh-nagumo neuron model”, IEEE Journal Solid-State Circuits, Vol. 26, No. 7, pp. 956–965, Jul 1991.

[17] G. Patel, S. DeWeerth, “Analogue vlslmorris-lecar neuron”, IET Electronics Letters, Vol. 33, No. 12, pp. 997–998, June 1997.

[18] K. Nakada, T. Asai, Y. Amemiya, “Analog CMOS implementation of a bursting oscillator with depressing synapse”, Proceeding of the IEEE/ISNIP, pp. 503–506, Dec 2004.

[19] A. James, A.P. Shariff, F. Maan, “A neuron based switch: Application to low power mixed signal circuits”, Proceeding of the IEEE/ACE, pp. 86 – 89, June 2010.