Shahin Shafei Articles List

List of Articles Shahin Shafei

Open Access Article
- Abstract Page
- Full-Text
1 - Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Shahin Shafei

Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand More

Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely hits theuser requirements. In this paper, the image compression, need of compression, its principles, how imagedata can be compressed, and the image compression techniques are reviewed and discussed. Also,wavelet-based image compression algorithm using Discrete Wavelet Transform (DWT) based on B-splinefactorization technique is discussed in detail. Based on the review, some general ideas to choose the bestcompression algorithm for an image are recommended. Finally, applications and future scopes of imagecompression techniques are discussed considering its development on FPGA systems. Manuscript profile
Open Access Article
- Abstract Page
- Full-Text
2 - FPGA Can be Implemented Using Advanced Encryption Standard Algorithm
Shahin Shafei

This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make i More

This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and Inverse Mix columns module. As the S -box is implemented bylook-up-table in this design, the chip area and power can still be optimized. The new MixColumn transformation improves the performance of the inverse cipher and also reduces thecomplexity of the system that supports the inverse cipher. As a result this transformation hasrelatively low relevant diffusion power .This allows for scaling of the architecture towardsvulnerable portable and cost-sensitive communications devices in consumer and militaryapplications. Manuscript profile

Current Issue

Published Issues

Menu

Browse

List of Articles Shahin Shafei