D

  • dolatshahi.mehdi Design and simulation of a new sample and hold circuit with a resulation of 12-bit and a sampling rate of 1 GS/s using a dual sampling technique. [ Vol.9, Issue 34 - Summer Year 1397]

The rights to this website are owned by the Raimag Press Management System.
Copyright © 2021-2024

Home| Login| About Us| Contact Us|
[فارسی] [العربية] [fa] [ar]