A High Accuracy Capacitance-to-Digital Converter with Improving Nonidealities Effects

Subject Areas : Electronic Integrated Circuits

Arash Ahmadpour ¹ , Mehdi Fallah Kazemi ²

1 - Assistant Professor, Department of Electrical Engineering, Lahijan Branch, Islamic Azad University (IAU), Lahijan, Iran
2 - Assistant Professor, Department of Electrical Engineering, Lahijan Branch, Islamic Azad University (IAU), Lahijan, Iran

Received: 2023-10-11 Accepted : 2023-11-26 Published : 2024-07-20

Keywords: Capacitive-to-voltage converter (CVC), Zoom-in technique, Grounded capacitive sensor, Dummy switch.,

Abstract :

This paper presents a high-precision capacitance-to-digital converter (CDC) based on period-modulation (PM) for grounded capacitive sensors. In this work, with a symmetrical design, the performance of the proposed capacitance to digital converter is significantly improved by applying zoom-in and three signal auto-calibration techniques. The dominant nonidealities of the CDC circuit are located at the three asymmetrical phases of the auto-calibration pathes. These effects are investigated here which are mainly caused by charge injection of switches and associated parasitic effects. These nonidealities are reduced by utilizing dummy switches at asymmetrical paths of the applied auto-calibration. The proposed interface is designed as an integrated circuit using a standard 0.18μm CMOS technology. A worst-case capacitance error less than 0.2fF for a 10pF sensor capacitor with maximum variation of 200fF, and parasitic capacitance of up to 20pF is obtained. The CDC achieves an absolute capacitance resolution of 0.479fF across a 10pF sensor capacitance with a 200fF variation, corresponding to an energy efficiency of 6.94pJ/step. The achieved latency is 128µs and the CDC consumes 170µA from a 2V power supply.

highlight:

A novel structure of symmetrical capacitance to digital converter

Achieving low noise level and high accuracy

Improving non-linear effects using circuit techniques

References:

[1] H. Omran, A. Alhoshany, H. Alahmadi and K. N. Salama, “A 33fJ/Step SAR Capacitance-to-Digital Converter Using a Chain of Inverter-Based Amplifiers,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 2, pp. 310–321, Feb. 2017, doi: 10.1109/tcsi.2016.2608905.
[2] S. Xia and S. Nihtianov, “Power-Efficient High-Speed and High-Resolution Capacitive-Sensor Interface for Subnanometer Displacement Measurements,” IEEE Transactions on Instrumentation and Measurement, vol. 61, no. 5, pp. 1315–1322, May 2012, doi: 10.1109/tim.2011.2178678.
[3] F. Reverter, X. Li and G. C. M. Meijer, “A novel interface circuit for grounded capacitive sensors with feedforward-based active shielding,” Measurement Science and Technology, vol. 19, no. 2, p. 025202, Jan. 2008, doi: 10.1088/0957-0233/19/2/025202.
[4] A. Heidary and G. C. M. Meijer, “An integrated interface circuit with a capacitance-to-voltage converter as front-end for grounded capacitive sensors,” Measurement Science and Technology, vol. 20, no. 1, p. 015202, Nov. 2008, doi: 10.1088/0957-0233/20/1/015202.
[5] Y. Jung, Q. Duan and J. Roh, “A 17.4-b Delta-Sigma Capacitance-to-Digital Converter for One-Terminal Capacitive Sensors,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 10, pp. 1122–1126, Oct. 2017, doi: 10.1109/tcsii.2015.2505960.
[6] Z. Tan, S. H. Shalmany, G. C. M. Meijer and M. A. P. Pertijs, “An Energy-Efficient 15-Bit Capacitive-Sensor Interface Based on Period Modulation,” IEEE Journal of Solid-State Circuits, vol. 47, no. 7, pp. 1703–1711, Jul. 2012, doi: 10.1109/jssc.2012.2191212.
[7] M. S. Arefin, J.-M. Redoute and M. R. Yuce, “A Low-Power and Wide-Range MEMS Capacitive Sensors Interface IC Using Pulse-Width Modulation for Biomedical Applications,” IEEE Sensors Journal, vol. 16, no. 17, pp. 6745–6754, Sep. 2016, doi: 10.1109/jsen.2016.2587668.
[8] A. Ahmadpour Bijargah, A. Heidary, P. Torkzadeh and S. Nihtianov, “An accurate and power‐efficient period‐modulator‐based interface for grounded capacitive sensors,” International Journal of Circuit Theory and Applications, vol. 47, no. 8, pp. 1211–1224, May 2019, doi: 10.1002/cta.2642.
[9] A. Ahmadpour Bijargah, A. Heidary, P. Torkzadeh and S. Nihtianov, “Design trade‐offs of a capacitance‐to‐voltage converter with a zoom‐in technique for grounded capacitive sensors,” International Journal of Circuit Theory and Applications, vol. 46, no. 12, pp. 2231–2247, Aug. 2018, doi: 10.1002/cta.2557.
[10] A. Heidary, “A low-cost universal integrated interface for capacitive sensors,” Ph.D. dissertation, Delft University of Technology, Delft, The Netherlands, 2011.
[11] G. Wegmann, E. A. Vittoz and F. Rahali, “Charge injection in analog MOS switches,” IEEE Journal of Solid-State Circuits, vol. 22, no. 6, pp. 1091–1097, Dec. 1987, doi: 10.1109/jssc.1987.1052859.
[12] R. S. Assaad and J. Silva-Martinez, “The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier,” IEEE Journal of Solid-State Circuits, vol. 44, no. 9, pp. 2535–2542, Sep. 2009, doi: 10.1109/jssc.2009.2024819.
[13] B. Li, W. Wang, J. Liu, W.J. Liu, Q. Yang and W.B. Ye “A 1 pF‐to‐10 nF generic capacitance‐to‐digital converter using zero‐crossing Δ∑ modulation,” IEEE Trans Circuits Syst I Reg Papers, vol. 65, no. 7, pp. 2169‐2182, 2018, doi: 10.1109/tcsi.2017.2777872.
[14] P. Yang, Z. Zhang and N. Mei, “A 0.15mm² Energy-Efficient Single-Ended Capacitance-to-Digital Converter,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 2, pp. 314–318, Feb. 2022, doi: 10.1109/tcsii.2021.3101326.
[15] H. Li et al., “Energy-Efficient CMOS Humidity Sensors Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array,” IEEE Journal of Solid-State Circuits, vol. 56, no. 12. Institute of Electrical and Electronics Engineers (IEEE), pp. 3560–3572, Dec. 2021. doi: 10.1109/jssc.2021.3114189.
[16] X. Tang et al., “An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter,” IEEE Journal of Solid-State Circuits, vol. 55, no. 11. Institute of Electrical and Electronics Engineers (IEEE), pp. 3064–3075, Nov. 2020. doi: 10.1109/jssc.2020.3005812.
[17] H. Jiang et al., “A 117-dB In-Band CMRR 98.5-dB SNR Capacitance-to-Digital Converter for Sub-nm Displacement Sensing With an Electrically Floating Target,” IEEE J. Solid-State Circuits Letters, vol. 3, pp. 9–12, 2020.
[18] H. Lee, C. Lee, I. Lee, and Y. Chae, “A 0.033-mm2 21.5-aF to 114.9-aF Resolution Continuous-Time Δ Σ Capacitance-to-Digital Converter Achieving Parasitic Capacitance Immunity Up to 480 pF,” IEEE Journal of Solid-State Circuits, vol. 57, no. 10. Institute of Electrical and Electronics Engineers (IEEE), pp. 3048–3057, Oct. 2022. doi: 10.1109/jssc.2022.3184531.