Efficient design of reversible arithmetic logic unit in quantum-dot cellular automata

Subject Areas : Information Technology in Engineering Design (ITED) Journal

Shahrokh Nemattabar ¹ , Mohammad Mosleh ^{2 *} , Mohammad Kheyrandish ³

1 - Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran
2 -
3 - Islamic Azad University of Dezful

Received: 2024-10-28 Accepted : 2025-04-02 Published : 2025-08-02

Keywords: منطق برگشت پذیر, آتوماتای سلولی نقطه ای کوانتومی, تمام جمع کننده, واحد محاسبه و منطق,

Abstract :

In recent years, reversible logic and quantum dot-cellular automata have been proposed as emerging technologies. Reversible logic due to low energy consumption close to zero and quantum dot cellular automata due to higher speed, lower current, and lower power consumption are suitable alternatives to CMOS, which have attracted the attention of researchers. Arithmetic logic units (ALU) are the basis of processor systems and are one of the most important components in the design of digital systems. In this article, a new reversible block, and then a full adder with low quantum cost will be proposed based on the proposed reversible block, and then a new design of the arithmetic logic unit in reversible logic will be presented. The proposed reversible designs are implemented using the QCA Designer 2.0.3 tool in quantum dot cellular automata technology. The results show that the proposed scheme has a significant improvement compared to the previous works regarding reversible evaluation criteria such as the number of gates, quantum cost, constant input, and garbage output. In addition, the proposed reversible QCA circuits show a significant improvement in terms of basic criteria such as consumed cells, occupied space, and number of clock cycles.

References:

[1] R. Landauer, "Irreversibility and heat generation in the computing process," IBM journal of research and development, vol. 5, no. 3, pp. 183-191, 1961.
[2] C. H. Bennett, "Logical reversibility of computation," IBM journal of Research and Development, vol. 17, no. 6, pp. 525-532, 1973.
[3] M. A. Morrison, "Design of a reversible alu based on novel reversible logic structures," 2012.
[4] V. C. Teja, S. Polisetti, and S. Kasavajjala, "QCA based multiplexing of 16 arithmetic & logical subsystems-a paradigm for nano computing," in 2008 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2008: IEEE, pp. 758-763.
[5] S.-S. Ahmadpour, M. Mosleh, and S. R. Heikalabad, "An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata," Computers & Electrical Engineering, vol. 82, p. 106548, 2020.
[6] S.-S. Ahmadpour, M. Mosleh, and S. Rasouli Heikalabad, "The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate," Journal of Supercomputing, vol. 76, no. 12, 2020.
[7] B. Sen, M. Dutta, S. Some, and B. K. Sikdar. (2014) Realizing reversible computing in QCA framework resulting in efficient design of testable ALU. ACM Journal on Emerging Technologies in Computing Systems (JETC). 30.
[8] A. Barenco et al. (1995) Elementary gates for quantum computation. Physical Review A. 3457.
[9] W. N. Hung, X. Song, G. Yang, J. Yang, and M. Perkowski. (2006) Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 1652-1663.
[10] J. A. Smolin and D. P. DiVincenzo. (1996) Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Physical Review A. 2855.
[11] M. Morrison. (2012) Design of a reversible alu based on novel reversible logic structures.
[12] M. S. Islam, M. M. Rahman, Z. Begum, M. Z. Hafiz, and A. Al Mahmud. (2009) Synthesis of fault tolerant reversible logic circuits. Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems International Conference on. 1-4.
[13] S. Shoaei and M. Haghparast. (2014) Novel designs of nanometric parity preserving reversible compressor. Quantum information processing. 1701-1714.
[14] H. M. H. Babu and M. S. Mia. (2016) Design of a compact reversible fault tolerant division circuit. Microelectronics journal. 15-29.
[15] M. Mohammadi and M. Eshghi. (2009) On figures of merit in reversible and quantum logic designs. Quantum information processing. 297-318.
[16] T. Toffoli, "Reversible computing," in Automata, Languages and Programming: Seventh Colloquium Noordwijkerhout, the Netherlands July 14–18, 1980 7, 1980: Springer, pp. 632-644.
[17] A. Peres, "Reversible logic and quantum computers," Physical review A, vol. 32, no. 6, p. 3266, 1985.
[18] E. Fredkin and T. Toffoli, "Conservative logic," International Journal of theoretical physics, vol. 21, no. 3-4, pp. 219-253, 1982.
[19] T. Sourabh, W. SANYAL, and R. SEETHUR, "Design of a Reversible Full Adder Using Quantum Cellular Automata," The Eurasia Proceedings of Science Technology Engineering and Mathematics, vol. 21, pp. 500-505, 2022.
[20] M. Vahabi, E. Rahimi, P. Lyakhov, A. N. Bahar, K. A. Wahid, and A. Otsuki, "Novel Quantum-Dot Cellular Automata-Based Gate Designs for Efficient Reversible Computing," Sustainability, vol. 15, no. 3, p. 2265, 2023.
[21] N. Gupta, K. Choudhary, and S. Katiyal, "Two bit arithmetic logic unit (ALU) in QCA," International Journal on Recent Trends in Engineering & Technology, vol. 8, no. 2, p. 35, 2013.
[22] B. Sen, M. Dutta, S. Some, and B. K. Sikdar, "Realizing reversible computing in QCA framework resulting in efficient design of testable ALU," ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 11, no. 3, p. 30, 2014.
[23] M. Goswami, B. Sen, R. Mukherjee, and B. K. Sikdar, "Design of testable adder in quantum‐dot cellular automata with fault secure logic," Microelectronics Journal, vol. 60, pp. 1-12, 2017.
[24] P. Moallem, M. Ehsanpour, A. Bolhasani, and M. Montazeri, "Optimized reversible arithmetic logic units," Journal of Electronics (China), vol. 31, no. 5, pp. 394-405, 2014.
[25] M. Haghparast and A. Bolhassani, "Optimization approaches for designing quantum reversible arithmetic logic unit," International Journal of Theoretical Physics, vol. 55, no. 3, pp. 1423-1437, 2016.
[26] A. Deeptha, D. Muthanna, M. Dhrithi, M. Pratiksha, and B. Kariyappa, "Design and optimization of 8 bit ALU using reversible logic," in 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2016: IEEE, pp. 1632-1636.
[27] A. Banerjee and D. K. Das, "A new ALU architecture design using reversible logic," in 2016 Sixth International Symposium on Embedded Computing and System Design (ISED), 2016: IEEE, pp. 187-191.
[28] A. Naghibzadeh and M. Houshmand, "Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters," Journal of Computational Electronics, vol. 16, no. 3, pp. 883-895, 2017.
[29] A. Bolhassani and M. Haghparast, "Optimized designs of reversible arithmetic logic unit," Turkish Journal of Electrical Engineering & Computer Sciences, vol. 25, no. 2, pp. 1137-1146, 2017.
[30] M. Bhusal, R. Rohith, and R. Sakthivel, "Single Bit Fault Detecting ALU Design using Reversible Gates," in 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), 2020: IEEE, pp. 1-6.
[31] M. Norouzi, S. R. Heikalabad, and F. Salimzadeh, "A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology," International Journal of Circuit Theory and Applications, vol. 48, no. 8, pp. 1291-1303, 2020.
[32] B. Safaiezadeh, E. Mahdipour, M. Haghparast, S. Sayedsalehi, and M. Hosseinzadeh, "Novel design and simulation of reversible ALU in quantum dot cellular automata," The Journal of Supercomputing, vol. 78, no. 1, pp. 868-882, 2022.
[33] R. Aliabadian, M. Golsorkhtabaramiri, S. R. Heikalabad, and M. K. Sohrabi, "Design of an ultra-high-speed coplanar QCA reversible ALU with a novel coplanar reversible full adder based on MTSG," The European Physical Journal Plus, vol. 138, no. 5, p. 481, 2023.
[34] R. Aliabadian, M. Golsorkhtabaramiri, S. R. Heikalabad, and M. K. Sohrabi, "Design of a reversible ALU using a novel coplanar reversible full adder and MF gate in QCA nanotechnology," Optical and Quantum Electronics, vol. 55, no. 2, p. 191, 2023.
[35] M. Alharbi, G. Edwards, and R. Stocker, "Reversible Quantum-Dot Cellular Automata-Based Arithmetic Logic Unit," Nanomaterials, vol. 13, no. 17, p. 2445, 2023.
[36] R. Faraji and A. Rezai, "Design of a multilayer reversible ALU in QCA technology," The Journal of Supercomputing, pp. 1-24, 2024.
[37] V. Bevara, S. Bevara, S. Busi, R. M. Krishna, and P. Aylapogu, "Ultra low power reversible arithmetic processor based on QCA," Optical and Quantum Electronics, vol. 56, no. 4, p. 586, 2024.
[38] M. Ebrahimy, M. Gholami, H. Adarang, and R. Yousefi, "A novel low-latency ALU in the one-dimensional clock scheme in QCA nanotechnology," The European Physical Journal Plus, vol. 139, no. 2, p. 115, 2024.
[39] S.-S. Ahmadpour, M. Mosleh, and S. R. Heikalabad, "A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR," Physica B: Condensed Matter, vol. 550, pp. 383-392, 2018.
[40] M. Abutaleb, "Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates," The Journal of Supercomputing, vol. 74, no. 11, pp. 6258-6274, 2018.
[41] M. Arun and S. Saravanan, "Reversible arithmetic logic gate (ALG) for quantum computation," International Journal of Intelligent Engineering and Systems, vol. 6, no. 3, pp. 1-9, 2013.
[42] M. Haghparast and K. Navi, "A novel reversible full adder circuit for nanotechnology based systems," Journal of Applied Sciences, vol. 7, no. 24, pp. 3995-4000, 2007.
[43] P. Biswas, N. Gupta, and N. Patidar, "Basic reversible logic gates and it’s QCA implementation," Int. Journal of Engineering Research and Applications, vol. 4, no. 6, pp. 12-16, 2014.
[44] A. K. Biswas, M. M. Hasan, A. R. Chowdhury, and H. M. H. Babu, "Efficient approaches for designing reversible binary coded decimal adders," Microelectronics journal, vol. 39, no. 12, pp. 1693-1703, 2008.
[45] H. Thapliyal and M. Srinivas, "Novel reversibleTSG'gate and its application for designing components of primitive reversible/quantum ALU," in Information, Communications and Signal Processing, 2005 Fifth International Conference on, 2005: IEEE, pp. 1425-1429.
[46] S. Hashemi, M. Rahimi Azghadi, and K. Navi, "Design and analysis of efficient QCA reversible adders," The Journal of Supercomputing, vol. 75, pp. 2106-2125, 2019.
[47] P. Kumar and S. Singh, "Optimization of the area efficiency and robustness of a QCA-based reversible full adder," Journal of Computational Electronics, vol. 18, pp. 1478-1489, 2019.
[48] R. Karwa, S. Singh, N. Nithin, Y. Karekar, and R. Seethur, "Design and Implementation of Novel Reversible Full Adder using QCA," in 2023 7th International Conference on Computing Methodologies and Communication (ICCMC), 2023: IEEE, pp. 1460-1465.