Design of Voltage Level Converter Circuit with high Power Efficiency for Low Voltage Applications

Subject Areas : Electronics Engineering

Vahidreza  Saboori ¹ (Islamic Azad University Boushehr Branch)
Abdolrasol  Ghasemi ² (Islamic Azad University Boushehr Branch)
Najmeh  Cheraghi Shirazi ³ (Islamic Azad University Bushehr Branch)

Received: 2015-02-09 Accepted : 2016-04-12 Published : 2015-07-24

Keywords:

Abstract :

In This Article represented effective voltage level converter that changeable more low level voltage to high level for high frequency application. In order to avoid the static power dissipation, the proposed structure uses a current generator which turns on only during the transition times in which the logic level of the input signal is not corresponding to the output logic level. The operation of the proposed structure is also analytically investigated in 0.18um CMOS technology that show proposed voltage level converter at high frequency has good performed.in higher than of 1GHz frequency proposed voltage level make delay about one of period that with an inverter we have best operation.

References:

1. Devesh Dwivedi; Suman Dwivedi; Eswararao Potladhurthi;"Voltage up level shifter with improved performance and reduced power, 2012


2. Bo Zhang; Liping Liang; Xingjun and Wang; "A new level shifter with low power in multi voltage systems"; IEEE explore, 2009.


3. H. Kawaguchi, K. Kanda, K. Nose, S. Hattori, D. D. Antono, D.Yamada, T. Miyazaki, K. Inagaki, T. Hiramoto, and T. Sakurai; "A 0.5-V, 400-MHz, VDD-Hopping Processor with Zero-VTH FDSOI Technology"; ISSCC, Feb. 2003, pp. 106-107.


4. Chandrakasan, A, P.; Allmon,R.; Stratakos A.; Brodersen, R, W.; "design of portable system," IEEE custom Integrated Circuits Conf, 1994, 259-266


5. Dai,Z.; Ameya, B.; Atila, A.; " A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-m CMOS for Medical Implant Devices",2012, 1585-1593.


6. Chin Ping-Yuan;Yu Chien-Cheng; "A Voltage Level Converter Circuit Design with Low Power Consumption", Oct. 24-27, 2005, Shanghai


7. Y. Kanno, H. Mizuno, K. Tanaka and T. Watanabe, “Level Converter with High Immunity to Power-Supply Bouncing for High-Speed Sub-1V LSIs”,


8. I. J. Chang, J. J. Kims, K. Roy,“Robust level converter design for subthreshold logic”, 2006


9. T.-H Chen, J Chen, and T Clar, “Subthreshold to above threshold level shifter design,” Aug. 2006


10. Y Osa i, T Hirose, N Kuro i, and M Numa, “A low-power level shifter with logic error correction for extremely low-voltage digital CMOS SIs,” IEEE J. Solid-State Circuits, vol. 47, no. 7, pp.1776-1783, July 2012.


11.  Hosseini, S.R. , Saberi. M. , Lotfi. R, " A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter ", August 2014


12. Cheok-Teng Lei; Seng-Pan U; Martins, R.P;" High-speed robust level converter for ultra-low power 0.6-V LSIs to 3.3-V I/O";22-24 Nov. 2009


13. Sven Lütkemeier and Ulrich Rücker;"A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror", SEP 2010