https://doi.org/10.30495/jce.2024.2000184.1235

Vol. 14/ No. 54/Winter 2025

Research Article

Efficient Design of Parity-Preserving Reversible Non-Restoring Divider

Mohammad Talebi, Ph.D. Student¹ ^[D] Mohammad Mosleh, Associate Professor^{2*} ^[D] Mohsen Chekin, Assistant Professor³ ^[D]

¹Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran, mtalebi@iaud.ac.ir

²Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran, Mohammad.Mosleh@iau.ac.ir

³Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran, Chegin@iaud.ac.ir

Correspondence Mohammad Mosleh, Associate Professor of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran, Mohammad.Mosleh@iau.ac.ir

Received: 31 October 2023 Revised: 1 January 2024 Accepted: 15 January 2024

Abstract

One of the basic challenges in high-density integrated circuits is loss of power consumption, which is caused by presence of transistors in circuits and causes the temperature of the circuit to increase. The design of digital circuits in a reversible way can be used as one of efficient approaches to solve this challenge. In addition, the design of parity-preserving reversible circuits can be very effective in detecting faults in circuits. Dividers are used as one of the most widely used circuits in digital computing systems. Divider circuits include an adder, a multiplexer and two sequential register and parallel-in to parallel-out left shift register circuits. This paper is presented a new and efficient design of a parity-preserving reversible non-restoring divider. For this purpose, first, a parity-preserving reversible D-latch is proposed. second, a parity-preserving reversible n-bit register is presented using the proposed reversible D-latch. Third, a parity-preserving reversible (n+1) bit shift register using the proposed reversible D-latch and other reversible gates is proposed. Finally, a parity-preserving reversible n bit divider is developed based on the non-restoring algorithm. The results of comparisons show that the proposed circuit is superior in terms of evaluation criteria of reversible circuits such as quantum cost, number of constant inputs and number of garbage outputs compared to previous works.

Keywords: Divider, non-restoring algorithm, Parity-preserving reversible circuit, Quantum computing, Reversible logic.

Highlights

- Proposing a reversible D-latch memory with parity preserving ability.
- Introducing a reversible register with parity preserving ability.
- Providing a parity preserving reversible left-shift register with parallel load capability (PIPO).
- Development of an efficient parity preserving reversible non-restoring divider using the proposed circuits.

Citation: M. Talebi, M. Mosleh, and M. Chekin, "Efficient Design of Parity-Preserving Reversible Non-Restoring Divider," *Journal of Southern Communication Engineering*, vol. 14, no. 54, pp. 17–34, 2025, doi: 10.30495/jce.2024.2000184.1235, [in Persian].

1. Introduction

One of the important challenges in the development of high-density integrated circuits is power loss, which leads to increased circuit temperature. This issue is a major concern in the design of classical circuits. Therefore, circuit design at the nanoscale level is paramount importance [1-3]. Circuit design using reversible logical can overcome the fundamental challenge of power consumption and, due to its quantum implementation capability, can significantly reduce circuit complexity and density [4]. Therefore, soon, we will see widespread use of reversible logic and quantum computing in digital circuit design [5, 6]. Furthermore, to design circuits with detect computational errors capability, we can use parity-preserving reversible circuits [7]. In 1961, Landauer proved that in modern classical computing, for every bit of data that is lost, KTLn2 joules of energy is released as heat, where K is Boltzmann's constant and T is the absolute temperature of the environment [8]. In 1965, Moore theorized that the hundred percent increase in the number of transistors every 18 months would lead to heat generation and energy dissipation, becoming a significant challenge in integrated circuit design [9]. In 1973, Bennett proposed that using reversible logic would reduce power consumption in circuits [10]. Quantum operations are inherently reversible, and reversible gates with parity-preserving capability are important factors in the design of reversible circuits. Also, the parity-preserving feature using parity-preserving gates, by comparing the paritypreserving between the inputs and outputs helps to detect permanent and transient computational errors in reversible circuits. Therefore, designs of parity-preserving reversible gates reduce the probability of computational errors [11]. Divider circuits are considered one of the essential parts of digital computing units. Dividers can perform division operations using either restoring or non-restoring approaches [12], which include a set of shift, subtraction, and addition operations. Therefore, divider circuits consist of sequential units such as registers, and shiftregisters, as well as combinational units such as adders and multiplexers. In 2009, Nayem et al. proposed the first n-bit reversible divider to perform division operations over the range of positive integers using the non-restoring algorithm [13]. In the proposed design, an n-bit multiplexer, an n-bit reversible register, and an (n+1)-bit left-shift register are based on the FRG gate, and the MTSG reversible adder gate and the 3-TS gate are used to design the (n+1)-bit parallel reversible adder. In the presented divider, the constant inputs are equal to (10n + 11), the garbage outputs are equal to (11n+18), and the quantum cost is equal to (50n+61). Although the presented divider is reversible, it does not have the parity-preserving feature. In 2011, Dastan and Haghparast presented the first n-bit reversible parity-preserving non-restoring divider [14]. In this article, two different designs are presented using D-latch and without D-latch. In the presented structure, using the FRG and DFG gates and by proposing various reversible gates, two (n+1)-bit adder circuits and one (n+1)-bit left-shift register are proposed. The first design consists of (11n+14) constant inputs, (12n+18) redundant outputs, and a quantum cost of (75n+60). The second approach also has (11n+12) constant inputs, (12n+16) garbage outputs, and a quantum cost of (75n+53). In 2016, Babu et al. an n-bit reversible non-restoring parity-preserving divider is presented [15]. In the divider design, by presenting the reversible RR and F2PG gates, and using the DFG gate, a (n+1)-bit reversible left-shift register is designed, also by presenting the NFTFAG gate and using the DFG, a (n+1)-bit reversible parallel adder is designed. The divider has (10n + 17) constant inputs, (12n + 17) garbage outputs, and a quantum cost of (67n + 69). In 2022, Talebi et al. proposed an n-bit reversible parity-preserving divider [16]. In this divider, efficient designs have been performed including the adder, the left-shift register, and the n-bit register. In this divider, the reversible adder is based on the TMB1 reversible gate, and the TMP1 left-shift register is based on the FRG, DFG, and E1-latch reversible gates. The circuit includes (13n + 18) constant inputs, (15n + 18) garbage outputs and quantum cost equal to (66n + 68).

2. Innovation and contributions

This paper presents a reversible parity-preserving divider based on a non-restoring approach, where reversible design principles are correctly observed. The ideas and innovations of this article are as follows:

- Efficient design of a one-bit reversible parity-preserving D-latch
- Proposal of an n-bit reversible register using the proposed D-latch with n constant inputs, n garbage outputs, and quantum cost of 6n
- Proposal of a parity-preserving Parallel-In Parallel-Out left-shift register using proposed D-latch and reversible FRG and DFG gates
- Development of an efficient parity-preserving non-restoring reversible divider using the proposed circuits

3. Materials and Methods

Dividers are one of the most commonly used circuits in digital computing systems. Divider circuits consist of basic units such as adders, multiplexers, and two sequential circuits: a register and a Parallel-In Parallel-Out left shift register. This article presents an efficient design of a parity-preserving non-restoring reversible divider. For this purpose, a reversible D-latch with balance preservation capability is proposed initially. Then, a reversible n-bit parity-preserving register is presented using the proposed reversible D-latch. Subsequently, a reversible (n+1)-bit parity-preserving left-shift register is proposed using the proposed D-latch and other reversible gates. Finally, an n-bit reversible parity-preserving divider is developed based on the non-restoring algorithm.

4. Results and Discussion

This section reviews the efficiency evaluation of the proposed designs from the perspective of reversible circuit evaluation criteria, including constant inputs, garbage outputs, and quantum cost. The used criteria are independent of the technology used for construction. The proposed reversible register is compared with two reversible registers presented in the references [17, 18], with

M. Talebi, M. Mosleh, and M. Chekin: Efficient Design of Parity-Preserving Reversible ...

the results shown in Table 7. The proposed reversible register demonstrates superiority in terms of reduced quantum cost, garbage outputs, and delay compared to the reference [17], and it excels in reference [18] in terms of fewer garbage outputs and parity-preserving.

The proposed (n+1)-bit reversible left shift register is evaluated and compared with four existing designs in references [13-15, 18], with the results presented in Table 8. Compared to the design in reference [13], it excels in terms of the number of garbage outputs and delay, to reference [14] in terms of quantum cost and delay, to reference [15] in terms of quantum cost, and finally to reference [18] in terms of fewer garbage outputs and parity-preserving.

Lastly, the proposed n-bit reversible divider is compared with designs presented in references [14-16]. The proposed n-bit divider has a quantum cost of (66n+50), garbage outputs of (12n+16), constant inputs of (10n+12), and a delay of (98 \triangle). The comparison results of the proposed divider with the designs in references [14-16] are shown in Table 10. The proposed divider demonstrates improvements over the first design in reference [14] in terms of quantum cost, garbage outputs, constant inputs, and delay, and also over the second design in reference [14] in terms of quantum cost, constant inputs, and delay. Compared to the design in reference [15], it shows superiority in terms of quantum cost, garbage outputs, constant inputs, and compared to the design in reference [16], it shows optimization in terms of quantum cost, garbage outputs, constant inputs, and delay. The results indicate that the proposed design offers better evaluation parameters and lower quantum cost compared to existing designs.

5. Conclusion

This paper proposes an optimized design of an n-bit non-recovery reversible divider with balance preservation capability for dividing positive integers. For this purpose, initially, a reversible D-type memory flip-flop with balance preservation capability is proposed. Then, an efficient reversible register is presented using the proposed state holder. Next, a left-shift register is proposed using the synergy of the proposed D-type state holder and the reversible gates FRG and DFG. Finally, with the help of the proposed reversible circuits, an optimized non-recovery reversible divider is developed. Additionally, to reduce the complexity of the proposed divider, the best available reversible adders and multiplexers were used. The evaluation results show that the proposed divider has (10n+12) fixed inputs, (12n+16) redundant outputs, and a quantum cost of (66n+50). Comparison results indicate the superiority of the proposed design in many evaluation criteria compared to the best previous design.

6. Acknowledgement

The authors express their gratitude to the esteemed reviewers and all those who assisted in the execution of this research.

7. References

- [1] S. R. Heikalabad, F. Salimzadeh and Y. Z. Barughi, "A unique three-layer full adder in quantum-dot cellular automata," *Computers & Electrical Engineering*, vol. 86, p. 106735, 2020, doi: 10.1016/j.compeleceng.2020.106735.
- [2] S.-S. Ahmadpour, M. Mosleh and S. R. Heikalabad, "An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata," *Computers & Electrical Engineering*, vol. 82, p. 106548, 2020, doi: 10.1016/j.compeleceng.2020.106548.
- [3] R. Binaei and M. Gholami, "Design of novel D flip-flops with set and reset abilities in quantum-dot cellular automata nanotechnology," *Computers & Electrical Engineering*, vol. 74, pp. 259-272, 2019, doi: doi: 10.1016/j.compeleceng.2019.02.002.
- [4] M. Noorallahzadeh, M. Mosleh and S.-S. Ahmadpour, "Efficient designs of reversible synchronous counters in nanoscale," *Circuits, Systems, and Signal Processing*, vol. 40, no. 11, pp. 5367-5380, 2021, doi: 10.1007/s00034-021-01719-4.
- [5] T. Liu *et al.*, "Efficient scheme for implementing a hybrid Toffoli gate with two NV ensembles simultaneously controlling a single superconducting qubit," *Applied Physics Letters*, vol. 123, no. 13, 2023.
- [6] M. Noorallahzadeh and M. Mosleh, "Efficient designs of reversible shift register circuits with low quantum cost," *Journal of Circuits, Systems and Computers*, vol. 30, no. 12, p. 2150215, 2021, doi: 10.1142/S0218126621502157.
- [7] M. Noorallahzadeh and M. Mosleh, "Parity-preserving reversible flip-flops with low quantum cost in nanoscale," *The Journal of Supercomputing*, vol. 76, no. 3, pp. 2206-2238, 2020.
- [8] R. Landauer, "Irreversibility and heat generation in the computing process," *IBM journal of research and development,* vol. 5, no. 3, pp. 183-191, 1961, doi: 10.1147/rd.53.0183.
- [9] G. E. Moore, "Cramming more components onto integrated circuits," ed: McGraw-Hill New York, NY, USA:, 1965.
- [10] C. H. Bennett, "Logical reversibility of computation," *IBM journal of Research and Development*, vol. 17, no. 6, pp. 525-532, 1973, doi: 10.1147/rd.176.0525.
- [11] M. Noorallahzadeh and M. Mosleh, "Parity-preserving reversible flip-flops with low quantum cost in nanoscale," *The Journal of Supercomputing*, pp. 1-33, 2019, doi: 10.1007/s11227-019-03074-3.

Journal of Southern Communication Engineering, Vol. 14/ No.54/Winter 2025

- [12] S. Sayedsalehi, M. R. Azghadi, S. Angizi and K. Navi, "Restoring and non-restoring array divider designs in quantum-dot cellular automata," *Information sciences*, vol. 311, pp. 86-101, 2015, doi: 10.1016/j.ins.2015.03.030.
- [13] N. M. Nayeem, A. Hossain, M. Haque, L. Jamal and H. M. H. Babu, "Novel reversible division hardware," in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, 2009, pp. 1134-1138, doi: 10.1109/MWSCAS.2009.5235968.
- [14] F. Dastan and M. Haghparast, "A novel nanometric fault tolerant reversible divider," *International Journal of Physical Sciences*, vol. 6, no. 24, pp. 5671-5681, 2011, doi: 10.5897/IJPS11.981.
- [15] H. M. H. Babu and M. S. Mia, "Design of a compact reversible fault tolerant division circuit," *Microelectronics Journal*, vol. 51, pp. 15-29, 2016, doi: 10.1016/j.mejo.2016.01.003.
- [16] M. Talebi, M. Mosleh, M. Haghparast and M. Chekin, "Effective scheme of parity-preserving-reversible floating-point divider," *The European Physical Journal Plus*, vol. 137, no. 9, pp. 1-13, 2022, doi: 10.1140/epjp/s13360-022-03212-6.
- [17] M. Haghparast and K. Navi, "Novel reversible fault tolerant error coding and detection circuits," *International Journal of Quantum Information*, vol. 9, no. 02, pp. 723-738, 2011, doi: 10.1142/S0219749911007447.
- [18] A. Banerjee, "Reversible cryptographic hardware with optimized quantum cost and delay," in *Annual IEEE India Conference (INDICON)*, 2010, pp. 1-4, doi: 10.1109/INDCON.2010.5712605.

Appendix

Table 1: truth table of the DFG gate

	Input			Output	
А	В	С	Р	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	1
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	0	0

Table 2: truth table of the FRG gate

	Input			Output	
А	В	С	Р	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	1	1

Table 3: truth table of the BHPF gate

	Inpu	ut		5	Outp	out	
Α	В	С	D	Р	Q	R	S
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	1
1	0	0	1	1	1	0	0
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1

M. Talebi, M. Mosleh, and M. Chekin: Efficient Design of Parity-Preserving Reversible ...

		Input		Table 4: truth ta	ble of the TMB1 block		Output		
٨	В	C	D	Е	D	0	-	S	Т
A 0	в 0	0	0	0 E	P	Q	R 0	S 0	0
0	0	0		0	1	1	0	0	0
			0	0	1	1	0	0	1
0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	0
0	0	1	0	0	1	1	1	0	0
0	0	1	0	1	1	1	1	0	1
0	0	1	1	0	l	1	0	1	1
0	0	1	1	1	1	1	0	1	0
0	1	0	0	0	l	0	1	0	1
0	1	0	0	1	l	0	1	0	0
0	1	0	1	0	1	0	0	0	1
0	1	0	1	1	1	0	0	0	0
0	1	1	0	0	1	0	0	1	0
0	1	1	0	1	1	0	0	1	1
0	1	1	1	0	1	0	1	1	0
0	1	1	1	1	1	0	1	1	1
1	0	0	0	0	0	0	1	0	0
1	0	0	0	1	0	0	1	0	1
1	0	0	1	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	1
1	0	1	0	0	0	0	0	1	1
1	0	1	0	1	0	0	0	1	0
1	0	1	1	0	0	0	1	1	1
1	0	1	1	1	0	0	1	1	0
1	1	0	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0	1	1
1	1	0	1	0	0	1	1	0	1
1	1	0	1	1	0	1	1	0	0
1	1	1	0	0	0	1	1	1	0
1	1	1	0	1	0	1	1	1	1
1	1	1	1	0	0	1	0	0	1
1	1	1	1	1	0	1	0	0	0

Table 4: truth table of the TMB1 block

Table 5: truth table of the N1 block

-

	Ing	out			Out	put	
А	В	С	D	Р	Q	R	S
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	1	1	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	1	0
1	0	0	1	0	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	1	0	1	0
1	1	0	1	0	1	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1

	control functio	ns of left-shift register in Output Q _i	operation	
E	SV	_		
0	0	Q_{i-1}	left-shift	
1	0	I_i	Parallel load	
×	1	Q_i	No change	

Table 7: comparison of proposed reversible register with previous works

Parity-Preserving	Delay n=1	Constant-Inputs	Garbage-Outputs	Quantum Cost	Designs
Yes	5△	n	n	бn	Proposed design
Yes	$6 \triangle$	n	n+1	7n	Design in [17]
No	$5 \triangle$	n	n+1	5n	Design in [18]

Journal of Southern Communication Engineering, Vol. 14/ No.54/Winter 2025

Parity- Preserving	Delay n=1	Constant- Inputs	Garbage- Outputs	Quantum Cost	Designs
Yes	15△	3n	3n + 2	18n	Proposed design
No	19△	3n	3n + 3	18n	Design in [13]
Yes	16△	3n	3n + 2	19n	Design in [14]
Yes	-	3n	3n + 1	22n	Design in [15]
No	$14 \triangle$	3n	3n + 3	15n	Design in [18]

Table 8: comparison of proposed reversible PIPO left-shift register with previous works

Table 9: results of evaluation of proposed parity-preserving reversible divider

Parity- Preserving	Delay n=1	Constant- Inputs	Garbage- Outputs	Quantum Cost	Designs
Yes	4△	0	n	5n	n-bit MUX
Yes	4∆+4∆	0	n+1	5n+5	(n+1) bit MUX
Yes	$5 \triangle$	n	n	6n	n-bit register
Yes	15△	3n	3n+2	18n	n-bit PIPO left-shift register
Yes	15△+15△	3n	3n+5	18n+18	(n+1)-bit PIPO left-shift register
Yes	$9 \triangle$	n+4	3n+2	8n+3	(n+1)-bit adder
Yes	$27 \triangle$	2n+8	6	6n+24	Other gates

	Table 10: comparison results of proposed reversible divider with previous works							
Parity- Preserving	Delay n=1	Constant- Inputs	Garbage- Outputs	Quantum Cost	Designs			
Yes	98△	10n+12	12n+16	66n + 50	Proposed design			
Yes	112△	11n + 14	12n + 20	75n + 60	First Design in [14]			
Yes	$106 \triangle$	11n+12	12n+16	75n + 53	Second Design in [14]			
Yes	-	10n+17	12n+17	67n + 69	Design in [15]			
Yes	110△	13n+18	15n+18	66n + 68	Design in [16]			

Declaration of Competing Interest: Authors do not have conflict of interest. The content of the paper is approved by the authors.

Publisher's Note: All content expressed in this article is solely that of the authors, and does not necessarily reflect the views of their affiliated organizations or the publisher, editors, and reviewers. Any content or product that may be reviewed and evaluated in this article is not guaranteed or endorsed by the publisher.

Author Contributions: All authors reviewed the manuscript.

Open Access: Journal of Southern Communication Engineering is an open access journal. All papers are immediately available to read and reuse upon publication.

COPYRIGHTS

©2025 by the authors. Published by the Islamic Azad University Bushehr Branch. This article is an openaccess article distributed under the terms and conditions of the Creative Commons Attribution 4.0 International (CC BY 4.0) <u>https://creativecommons.org/licenses/by/4.0</u>

