A W-band Simultaneously Matched Power and Noise Low Noise Amplifier Using CMOS 0.13µm

Mahmoud Mohammad-Taheri *

Faculty of Electrical, Computer and IT Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran

Received 10 December 2011; accepted 8 January 2013

Abstract

A complete procedure for the design of W-band low noise amplifier in MMIC technology is presented. The design is based on a simultaneously power and noise matched technique. For implementing the method, scalable bilateral transistor model parameters should be first extracted. The model is also used for transmission line utilized in the amplifier circuit. In the presented method, input/output matching networks and transistor gate width have been optimized for simultaneous maximum gain and minimum noise figure. It is easily shown that due to the low gain property of amplifier at high frequency, it is unconditionally stable; so, the common source topology has superior performance compared to other topologies. In addition, better noise figure, lower size and higher gain with the same power consumption can be achieved compared with those of the cascode topology. The simulation results show a gain of better than 18dB and noise figure of 7.4dB at 94GHz while input/output return losses are better than 20dB.

Keywords: Unilateral transistor model, Low Noise Amplifier (LNA), W-band amplifier, Monolithic Microwave Integrated Circuit (MMIC)

1. Introduction

Low noise amplifier (LNA) is one of the important components in high-frequency receiver front-end circuits. CMOS technology is especially popular to fabricate the circuits because of its maturity, low power consumption, high level of integration, small size and hence low-cost and also efficient and robust fabrication process compared with high performance SiGe and III-V technologies[1]-[2]. Due to these facts, CMOS technology has recently emerged as a suitable candidate in millimetre and sub-millimetre wave communication systems [1]-[3]. In [1] the first millimetre wave LNA using CMOS technology was presented. More recently, LNAs with higher frequency of operation using 90nm CMOS technology have been reported [4], [5]. The challenging tasks for the design of amplifier are to take into account the effect of parasitic elements and different sources of loss, which limit the performance of the amplifier. In addition, optimum device selection and circuit design make the design process a time-consuming task at millimetre-wave.

130 nm CMOS technology has been implemented by many researchers in 60GHz and 77GHz bands [1]-[6]. In

this paper, we designed a 94GHZ LNA using 130nm CMOS technology which is the highest frequency reported by this technology node. This amplifier is widely used in car radar.

2. Original Methodologies for Simultaneous Noise and Input Impedance Matching

There are four methods for noise matching which can be categorized as follows:

- 1) Classical Noise Matching (CNM)
- 2) Simultaneous Noise and Input Matching(SNIM)
- 3) Power Constrained Noise Optimization (PCNO)
- 4) Power Constrained SNIM (PCSNIM)

The original methodology for achieving simultaneous noise and input impedance match in integrated LNAs can be summarized in 4 steps. Detailed description and theoretical description and theoretical derivation of each step are given in [7]-[8]. In all CMOS technologies there is an optimum current density that minimizes transistor noise figure. The LNA should be biased at this current density. So transistor biasing is the first step in LNA design.

^{*} Corresponding author. Email: mtaheri@ut.ac.ir

Choosing the transistor size is the second step in LNA design. The size should be chosen such that the real part of the optimum noise impedance is equal to source impedance at the design frequency.

The input impedance matching is the third step in optimum LNA design. For the LNA shown in Fig. 1, the input impedance should be tuned to the Z_0 (source impedance) using two source and gate inductors L_s and L_g . For Fig. 1, the input impedance can be written as:

$$Z_{in} = \omega_T L_s + j(\omega L_s + \omega L_g - \frac{1}{C_{gs}\omega})$$
(1)

where $\omega_T = \frac{g_m}{C_{gs}}$ is cut-off frequency of FET transistor.

For input impedance matching, we should have:

$$\operatorname{Re}[Z_{in}] = Z_0 \qquad \operatorname{Im}[Z_0] = 0 \tag{2}$$

From (2) one can write [9]:

$$L_s = \frac{Z_0}{\omega_T} \qquad \qquad L_g = \frac{1}{C_{gs}\omega^2} - L_s \qquad (3)$$



Fig. 1 Schematic of LNA input [9]

The fourth step is gain and noise optimization. For gain and noise optimization, an inductive load is employed to maximize gain and also linearity. In general to have simultaneous input impedance match and minimum noise figure (noise match), we should have [9]:

$$Re[Z_{in}] = 50\Omega$$

$$Im[Z_{in}] = 0$$

$$Re[Z_{s}] = Re[Z_{opt}] \qquad (4)$$

$$Im[Z_{s}] = Im[Z_{opt}]$$

where $Z_{opt} = R_{opt} + jX_{opt}$ is optimum noise impedance. Fig. 2 shows the one stage of designed amplifier with input/output matching circuit.



Fig. 2.One stage of designed amplifier with input/output matching circuit.

For a MOSFET transistor with no source inductor L_s which its small signal model is shown in Fig. 3, noise parameters can be written as [9]:

$$Y_{opt0} = \alpha \omega C_{gs} \sqrt{\frac{\delta}{5\gamma} (1 - |c|^2)} - s C_{gs} (1 + \alpha |c| \sqrt{\frac{\delta}{5\gamma}}) \quad (5)$$

$$F_{min0} = 1 + \frac{2}{\sqrt{5}} \frac{\omega}{\omega_T} \sqrt{\gamma \partial (1 - |c|^2)}$$
(6)



Fig. 3 Small signal model of MESFET transistor with its noise sources [10] In Fig. 3, the noise parameters can be expressed as:

$$\bar{i}_{ng}^2 = 4kT \delta g_g \Delta f \tag{7}$$

$$g_{g} = \frac{\omega^{2} C_{gs}^{2}}{5g_{d0}}$$
(8)

In the above equations, δ is a constant which is $\frac{4}{3}$ for long channel transistor and C_{gs} is gate-source

capacitance.In equations (5) and (6), subscript 0 refers to However, by adding inductor to the source of transistor (inductively source degenerated transistor) we can simultaneously match noise and input impedance. The

$$c = \frac{\overline{i_{ng} \cdot i_{nd}^*}}{\sqrt{\overline{i}_{ng}^2} \cdot \sqrt{\overline{i}_{nd}^2}}$$
(9)

small signal model of inductively source degenerated transistor is shown in Fig. 4.



Fig. 4 Small signal of inductively source degenerated transistor with its noise sources [10]

For this topology the noise parameters are as follows [9]:

$$Z_{opt} = Z_{opt0} - sL_s \tag{10}$$

$$F_{\min} = F_{\min 0} = 1 + \frac{2}{\sqrt{5}} \frac{\omega}{\omega_T} \sqrt{\gamma \delta(1 - |c|^2)}$$
(11)

$$F = 1 + \frac{1}{g_m^2 R_s} \cdot \left\{ \gamma g_{d0} \cdot \left\{ \left[1 + s^2 C_{gs} \left(L_g + L_s \right) (1 + \left| c \right| \alpha \sqrt{\frac{\delta}{5\gamma}} \right) \right\}^2 - \left(s C_{gs} R_s \right)^2 1 + \left| c \right| \alpha \sqrt{\frac{\delta}{5\gamma}} \right)^2 \right\} - \frac{\alpha \delta}{5} \left(1 - \left| c \right|^2 \right) g_m \left(s C_{gs} \right)^2 \left(R_s^2 - s L_g^2 \right) \right\}$$
(12)

Comparing (10)-(12) with (5)-(6) for Fig. 3 and Fig. 4, one can see that only Z_{opt} for these figures is different and noise equivalent resistance and minimum noise figure are the same for both figures. In addition Eqs. (10)-(12) for any

matching circuit and each source impedance Z'_{s} are valid. From (5), optimum noise impedance for Fig. 3 can be expressed as: 12 M. Mohammad Taheri / A W-band Simultaneously Matched Power and Noise Low Noise Amplifier Using CMOS 0.13µm

$$Z_{opt0} = \frac{1}{Y_{opt0}} = \frac{\alpha \sqrt{\frac{\delta}{5\gamma(1-|c|^2)} + j(1+\alpha|c|\sqrt{\frac{\delta}{5\gamma}})}}{\omega C_{gs}\{\frac{\alpha^2 \delta}{5\gamma(1-|c|^2} + (1+\alpha|c|\sqrt{\frac{\delta}{5\gamma}})^2\}}$$
(13)

As can be seen from (14), adding inductor to transistor's source creates a real part in input impedance while this impedance is purely imaginary without source inductor and Y_{opt} has real part. In other word without adding inductor to the source this is not possible to satisfy $Z_{opt} = Z_{in}^{*}$ in order to simultaneously match power and noise. Therefore by adding inductor to the source one can reduce the difference between real parts of Z_{opt} and Z_{in} . In addition the imaginary part of Z_{in} changes with sL_s and this followed by same change in Z_{opt} as can be seen in Eq. (13). From (13), (10) can be re-expressed as:

$$Z_{opt} = \operatorname{Re}[Z_{opt0}] - m \frac{1}{sC_{gs}} - sL_s$$
(15)

 δ

where the constant m, for the typical device parameters of long channel MOSFETs, is approximately equal to 0.6.

With technology scaling, the ratio γ stays nearly constant at 2 and α is near unity. The constant c is slightly higher than 0.4. Comparing (14) and (15) it can be seen that by adding inductor to the source, it is possible to bring Z_{opt} close to Z_{in}^{*} while causing no degradation to $F_{minand} R_n$. $Re[Z_{opt}] = Re[Z_s]$

b)For transistor with certain gate width or C_{gs} , inductor L_s is selected such that $Im[Z_{opt}] = -Im[Z_s]$ c)Having C_{gs} and L_s , then V_{GS} is chosen to satisfy eq. (20). Input impedance for Fig. 4 is given by:

$$Z_{in} = \frac{g_m L_s}{C_{gs}} + sL_s + \frac{1}{sC_{gs}} = L_s \omega_T + sL_s + \frac{1}{sC_{gs}}$$
(14)

The condition for minimum noise and maximum gain (simultaneously noise and gain match) is as follow:

$$Z_{opt} = Z_{in}^* \tag{16}$$

 $Z_{opt} = Z_s = Z_{in}^*$, the condition for gain and noise match can be written as follows:

 $\operatorname{Re}[Z_{opt}] = \operatorname{Re}[Z_s] \tag{17}$

$$\operatorname{Im}[Z_{opt}] = \operatorname{Im}[Z_s] \tag{18}$$

$$\operatorname{Im}[Z_{in}] = -\operatorname{Im}[Z_{s}] \tag{19}$$

$$\operatorname{Re}[Z_{in}] = \operatorname{Re}[Z_s] \tag{20}$$

As mention earlier, based on (14) and (15) Eqs. (18) and

(19) are the same. Therefore (19) can be ignored considering the importance of noise performance.

Now, from (11) to (14), the design parameters which can satisfy (17), (18) and (20) are V_{GS} , gate width , W (or C_{gs}) and L_s . To increase cut-off frequency of transistor the minimum gate length should be chosen for transistor. Therefore for certain value of Z_s , one should solve Eqs., (17), (18) and (20) as three equations with three unknowns. Hence the procedure for designing an amplifier with minimum noise and maximum gain can be summarized as follows:

a) For arbitrary source impedance Z_s , gate width W(or C_{es}) is chosen in order to satisfy

d)Note that, as discussed above, for the given L_s , the imaginary value of the optimum noise impedance would automatically be approximately equal to that of the input impedance with an opposite

sign(
$$Im[Z_{opt}] = -Im[Z_s]$$
).

3. Low Noise Amplifier Design

Based on the above procedure, a low noise amplifier has been analyzed and designed. The input/output matching elements and transistor gate width are obtained based on the simultaneous power and noise match conditions. To model transmission line implemented in the amplifier design, the measured S-parameters of the line are first converted to Y- parameters. Then element values in Fig. 5 are calculated by minimizing the difference between converted and modeled Y- parameters. The software used to simulate the amplifier performance is Advance Design system (ADS)



Fig. 5. The lossy transmission line model [11].

To obtain the transistor model we implement small signal model of a single gain cell as shown in Fig. 6. The intrinsic elements of the model can be easily found using the same procedure as implemented for transmission line extraction. As the measured S-parameters are obtained in term of gate width of the transistor, W, the model element value are also extracted versus W.



Fig. 6. The small signal model of a common source transistor at millimetrewave. [10]

The advantage of this scalable model is the possibility to include the gate width of the transistor as an important parameter in the amplifier design optimization.Fig. 7 depicts the input/output stability factors of the gain cell. As can be seen from Fig. 7, the amplifier is highly stable.



Fig. 7 Input (dotted line) and output (solid line) stability factors

To increase gain of designed amplifier, 5 single gain cell are cascaded as shown in Fig. 8.

Fig. 9 shows the S-parameters of the designed amplifier for $V_g = 0.7V$ and $V_d = 1.7V$. The amplifier consumes 85mW DC power in this bias condition. As can be seen from Fig. 8, gain and input/output return loss are better than 18dB and 20dB respectively which shows excellent input/output match.

Fig. 10 shows the noise figure and minimum noise figure of the designed amplifier. As can be seen from this figure, the noise figure is quite close to minimum noise figure which shows a very good noise match for a designed amplifier. The noise figure is 7.4dB at 94GHz which is the best value reported in this frequency band so far.



Fig. 8 Designed 5 stage cascaded amplifier



Fig. 9 Gain (solid line), input return loss(dotted line) and output return loss (dashed line) for the designed amplifier.



Fig. 10 Noise figure and minimum noise figure of the amplifier.

It should be mentioned that the design procedure at 94 is more complicated than that of thelow frequency due to the high number of parasitic elements should be used to model the amplifier at 94 GHz. Atthe high frequency, the assumption of unilateral model is no longer valid and bilateral small signal model should be used in the amplifier analysis. It is also worth to mention that as the model has been obtained at high frequency and noise matched was performed for this frequency range, the low frequency noise figure is not close to NF_{min} as it is evidence from Fig. 10.

4. Conclusion

A 5-stage cascaded amplifier at W-band in 0.13-µm CMOS technology was analyzed and designed using common source topology. Gain and noise figure of the amplifier have been

optimized by proper choice of input/output matching circuit elements and transistor gate width and also simultaneously match gain and noise procedure. The designed amplifier is highly stable without using inductive source degeneration. The simulation results show a gain of better than 18dB and noise figure of 7.4dB at 94GHz while input/output return losses are better than 20dB. This is the highest frequency of operation for an LNA reported in the literature using0.13-µm CMOS technology.

References

- R. Eye and D. Allen, "77 GHz low noise amplifier for automotive radar applications," Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 2003. 25th Annual Technical Digest 2003. IEEE, pp. 139–142, Nov. 2003.
- [2] M. Gordon and S. Voinigescu, "An inductor-based 52-GHz 0.18µm SiGeHBT cascode LNA with 22 dB gain," Solid-State Circuits Conference, 2004 ESSCIRC 2004. Proceeding of the 30th European, pp. 287–290, Sep. 2004.
- [3] C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "millimeter-wave cmos design," IEEE J. Solid-State Circuits, vol. 40, pp. 144–155, Jan. 2005
- [4] B. Heydari, M. Boshali, E. Adabi, and A. Niknejad, "Lowpower mm- wave components up to 104 Ghz in 90-nm CMOS," ISSCC Dig. Tech. Papers, pp. 200–201, Feb. 2007.
- [5] Y. Sian Jiang, Z. Min Tsai, J. Han Tsai, H. Te Chen and H. Wang, "A 86 to 108 Ghz amplifier in 90 nm CMOS," Microwave and Wireless Components Letters, IEEE, vol. 18, pp. 124–126, Feb. 2008.
- [6] T. P. Wang. AndH.Wang., "A 71-80 GHz amplifier using 0.13μm CMOS technology," Microwave and Wireless Components Letters, IEEE, vol. 17, pp. 685–687, Sep. 2007.
- [7] S. P. Voinigcscu and M. C. Maliepaard, "High frequency noise and impedance matched integrated circuits", US patent No: 5789799.
- [8] S. P. Voinigcscu et al., "A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low noise amplifier design", IEEE JSSC, Vol. 32, pp. 1430-1438, Sept. 1997.
- [9] S. T. Nicolson and S. P. Voinigescu, "Methodology for Simultaneous Noise and Impedance Matching in W-Band LNAs, IEEE, circuit and system, pp. 297-282.
- [10] T. K. Nguyen, C. H. Kim, G. J. Ihm, M. S. Yang and S. G. Lee, "CMOS Low-Noise Amplifier Desgin Optimization Techniques", IEEE Trans. Microwave Theory and Tech., Vol. 52, No. 5, May 2004.
- [11] M. Fahimnia, M. Mohammad-Taheri, Y. Wang, S. Safavi- Naeini and M. Yu, "Optimum millimetre-wave amplifier designusing scalable models for circuit elements", Ellectro.Lett., Vol. 46, No. 13, June 2010.