• Home
  • آرایه‌های منظقی برنامه‌پذیر (FPGA)
    • List of Articles آرایه‌های منظقی برنامه‌پذیر (FPGA)

      • Open Access Article

        1 - Design and Synthesis of an Embedded Processor to Sort Data Based on the Internal Memory of a Programmable Logic Array
        H. Amin Zadeh
        Sorting is still one of the main challenges in processing input digital binary data. Depending on implementation of the sorter, the three main factors are speed, chip area and power consumption.  When realized on a floating point gate array (FPGA), sorter acts like More
        Sorting is still one of the main challenges in processing input digital binary data. Depending on implementation of the sorter, the three main factors are speed, chip area and power consumption.  When realized on a floating point gate array (FPGA), sorter acts like an embedded processor beside many other processing units. For these implementations, the number of CLBs occupied by the sorter is very important. In this paper, a new algorithm is proposed to implement sorter on FPGA using minimum number of CLBs. Unlike previous algorithms which employ comparator to sort data, this high-power large-area unit is not needed in and most of the process can be fulfilled by the available random access memory (RAM). In addition to less number of CLBs, this approach also improves reliability. To show the effectiveness of the proposed technique, a 256 word sorter with 16 bits word length is synthesized on xilinx spartan 3 XC3S1500 based on this method. Manuscript profile