

New Logic Gates Using Neural Network

Reza Akbari-Hasanjani, Leila Dehbozorgi, Reza Sabbaghi-Nadooshan*

Department of Electrical Eng., Islamic Azad University, Central Tehran Branch, Tehran, Iran

Abstract

The present study is to investigate and design the logic gates and half adder circuits by using multilayer neural network. The parallel function of the neural networks allows their application in designing high-speed circuits. DSP and FPGA can be used in implementation of these circuits, which reduces the area of the circuit. This study first considers logic gates, and since half adder circuits are the basic systems in computing, a half adder circuit is designed in this study. To design a full adder circuit, two half adders and an OR gate can be used. The results of this study are consistent with the results of gates designed with other technologies such as CMOS and TTL, except that neural networks use less power.

Keywords: neural network, FPGA and DSP, area

Article history: Received 04-Mar-2020; Revised 21-Mar-2020; Accepted 06-Jun-2020. © 2019 IAUCTB-IJSEE Science. All rights reserved

1. Introduction

In recent decades, neural networks have gained a wider application in the design and optimization of digital circuits. Artificial neural networks are inspired by biological structures in brain and neurons. Each neural network is composed of a number of neurons [1]. Mcculloch-Pitt first introduced artificial neural neurons in 1943 by combining mathematical logic and biological neurons [2]. Artificial neural networks have simplified and increased the response speed in systems due to parallel data processing.

Each neural network consists of a number of layers, including the input layer, the hidden layer, and the output layer. Each layer consists of a neural network of a number of artificial neurons [2]. Each neuron has a threshold, a weight (W), and a bias (b) [2].

Some of the important applications of the neural network are recognition of pattern, diagnosis and identification of human speech, conversion of black and white images to color images, prediction of earthquakes [3-8].

In this paper, logic gates and half and full adders have been designed using multilayer (ML) neural network with constant weights and zero bias and simulations were made along with coding in MATLAB 2017.

A) Biological neurons and artificial neurons

Human brain is made up of cells called neurons. There are a total of 10^{11} neurons which are interconnected with $10⁴$ connections per neuron [3]. Each neuron is composed of dendrites, soma (cell body), axons and synapses [3]. Dendrites are made up of nerve filaments that transmit electrical signals to the soma. Soma receives signals and applies a threshold value on them. Ultimately, the axon, which is a long nerve filament, carries these signals from the body to other neurons [4, 3]. Synapse is the junction between the axons of one nerve cell and dendrites of other neurons. Fig. 1 shows a biological neuron.

B) Artificial neuron structure

The structure of artificial neurons is similar to that of biological neurons, with several inputs and only one output [1]. Each artificial neuron contains inputs, neurons, and bias and threshold values. The equation of the output of each artificial neuron is a follows:

$$
F = a_i w_i + b_i \tag{1}
$$

Where, B_i is the value of bias, w_i is the weight and x_i is the input value.

Fig. 2. Artificial neurons

This paper is to design logic gates and digital adder circuits using a multilayer network. Matlab 2017 has been used in this paper for simulation [9- 11].

2. Multilayer network

The artificial neural network is a parallel processor that functions as a biological brain [3, 5], and is able to process the data. However, the artificial neural network cannot function at the complexity level of our brain. In designing a multilayer network, two or more artificial neurons can be combined to obtain the multilayer network. Multiple layers of artificial neurons can be designed together in one layer to finally connect the layers together and obtain a multilayer network.

In multilayer networks, each layer has a weight matrix, bias vectors and one or more outputs [6, 7]. In these networks, the output of each layer is the input of the next layer and the last layer is the network output [12-13].

3. Design and simulation of logic gates

In this section, using the multilayer neural network, the common logic gates of AND, OR, NOT and XOR will be discussed. A topology is used for the design of logic gates. The weights of the neural network modified in the design each logic gate. Fig. 3 illustrates the network topology. In the designed networks, the input is in the binary form of zeros and

ones. In all arrays, the bias of each neuron is set to zero.

Fig. 3. Topology of the proposed neural network

A) AND gate

In this section, the two-input AND gate is designed, which is a base gate. Eq. 2 represents the mathematical relation of the AND gate. In the AND gate the output equals one when both inputs equal one, otherwise the output is zero. The multilayer network is used in the design of the AND gate.

$$
Y=X_1.X_2 \tag{2}
$$

Fig. 3 shows the AND gate using a neural network, where $W_1=W_2=W_7=W_8=1$ and $W_3=W_4=W_5=W_6=0.5$. X1 and X2 are inputs to the network. And the threshold value in neurons is th₁=th₂=th₃=th₄=0.9 and th₅=1.9. From Figure 3, Eq. 3 and 4 will be.

Value of NOD1=x1.w¹ if value of NOD1>th1 then Output of NOD1 is1 else output of NOD1 is 0 (3)

Value of NOD2=x2.w2 if value of NOD2>th2 then Output of NOD2 is1 else output of NOD2 is 0 (4)

If the values of NOD1 and NOD2 are greater than the threshold values of th₁ and th₂, the neuron will be excited and the output of the neuron will equal one. The outputs in the first and second nodes are shown in Table 1.

The output of the first layer will be the input for the second layer, if the values of NOD3 and NOD4 are greater than th₃ and th₄, the output will equal one. Table 2 shows the output of the second layer, and using Eq. 5 and 6 we have:

Value of NOD3=NOD1.w3+NOD2.w⁶ if value of NOD3>th³ then Output of NOD3 is1 else output of NOD3 (5)*is 0*

Value of NOD4=NOD1.w5+NOD2.w⁴ if value of NOD3>th⁴ then Output of NOD4 is1 else output of NOD4 (6) *is 0*

Table 2 Second layer output *If nod3>th3→out nod3=1 If nod4>th4→out nod4=1 Values of NOD3 and NOD4 Input of layer1* Out put Nod4 Out put Nod3 Value Nod4 Value Nod3 Nod 2 Nod 1 θ θ 0 1 θ θ 0 1 θ 0.5 0.5 1 θ 0.5 0.5 1 0 1 0 1 0 θ 1 1

According to Table 2, the output of the second layer equals one when the values of NOD3 and NOD4 are greater than th₃ and th₄, and this occurs when the input of the second layer and the first layer both equal one.

In the output layer, the second layer is the input of the final layer and the threshold value of the output layer is 1.9. Eq. 7 shows the relation for the AND gate output:

Value of y= NOD3.w7+ NOD4.w⁸ if value of y >1.9 Then output y is 1 else output is 0 (7)

Table.3. Output layer

Input for NOD y		Value of	Out put
NOD3	NOD4		

According to Table 3, the AND gate has the same response as other technologies such as CMOS and TTL.

B) OR gate

In this section, the design of the two-input OR gate is described which is a base gate and its design relation is derived from Eq. 8. The OR gate output equals one when at least one of the inputs equals one, otherwise the output equals zero.

$$
y = X_1 + X_2 \tag{8}
$$

In the design of the OR gate, the multilayer neural network topology is used, in which the bias of the neurons is zero, the weights are $W_1=W_2=W_7=W_8=1$ and $W_3=W_4=W_5=W_6=0.5$, and the thresholds are th₁=th₂=0.9, th₃=th₄=0.4 and th $5=0.9$.

Considering the OR gate neural network, equations 9-12 are calculated for each layer. In the first layer, Eq. 9 and 10 is follows:

Value of NOD1=x1.w1 if value of NOD1> th¹ then Output of NOD1 is1 else output of NOD1 is 0 (9)

Value of NOD2=x2.w2 if value of NOD2> th² then Output of NOD2 is1 else output of NOD2 is 0 (10)

In Table 4, the output of the first layer is seen at inputs x1 and x2.

The output of the first layer will be the input to the second layer. If the NOD3 and NOD4 are greater than the thresholds of th₃ and th₄, the output of each NOD will equal one. Using Eq. 11 and 12 in the second layer and Table 5, the values of the output layer of the second layer of the neural network were designed.

Value of NOD3=NOD1.w3+NOD2.w⁶ if value of NOD3>th³ then Output of NOD3 is1 else output of NOD3 (11) *is* 0

Value of NOD4=NOD1.w5+NOD2.w⁴ if value of NOD4>th⁴ then Output of NOD4 is1 else output of NOD4 (12) *is 0*

Table.5. Outputs of the second layer

	In put	Value	Value	Out	Out
NOD1	NOD ₂	of NOD ₃	of NOD4	put 0f NOD3	put 0f NOD4
		0.5	0.5		
		0.5	0.5		

In the design network, the output of the second layer is designed as the input to the output layer and the threshold value of the output layer is 0.9. In Table 6, the outputs of the designed gate are observed and Eq. 13 is related to the OR gate output.

According to Table 6, the results obtained here correspond to the results of the OR gate designed with TTL and CMOS technologies.

Value of y= NOD3.w₇+ NOD4.w₈ if value of y>0.9 Then (13) *output y is 1 else output is 0*

C) NOT gate

This section presents the design of the NOT gate using the proposed multilayer network. Eq. 14 represents the mathematical relation of the NOT gate and its output is the inverse of the gate input.

$$
y = \overline{x} \tag{14}
$$

The NOT gate was designed using the proposed topology, except that the two inputs were connected. In this scheme $W1=W2=W3=W4=W5$ $= W6 = W7 = W8 = 1$ for weights and th5 = 0.5, th1 $=$ th2 $=$ th3 $=$ th4 $=$ 0.9 for the thresholds.

Considering the neural form provided for the NOT gate will has the equations 15-19 for layers in the NOT gate. Eq. 15 and 16 are related to the first layer. Table 7 represents the output of the first layer in the NOT gate.

Value of NOD1=x.w1 if NOD1>th¹ then output of NOD1 is 1 else output of NOD1 is 0 (15)

Value of NOD2=x.w₂ if NOD₂>th₂ then output of NOD2 (16) *is 1 else output of NOD2 is 0*

The output of the first layer is the input to the second layer. If the values of NOD3 and NOD4 are greater than th₃ and th₄, the output of each node equals one. Using the Eq. 17 and 18 for the second layer as well as Table 8, the output values of the second layer in the NOT gate are as follows:

The output of the second layer is used as input to the output layer of the neural network and the threshold value of the output layer is 0.5. See Table 9 for the outputs of the designed NOT gate. Eq. 19 represents the output of the final layer in the designed network. Table 9 shows the NOT gate output and according to Table 9, the gate NOT output values correspond to the results of other technologies.

Value of NOD3=NOD1.w3+NOD2.w6 if value of NOD3>th³ then Output of NOD3 is1 else output of NOD3 (17) *is 0*

Value of NOD4=NOD1.w5+NOD2.w⁴ if value of NOD4>th⁴ then Output of NOD4 is 1 else output of NOD4 (18) *is 0*

Value of y= NOD3.w₇</sub> + NOD4.w₈ if value of y<th₅ then (19) (19) *output y is1 else out put y is 0*

D) XOR gate

In this section, the two-input XOR gate is design using a multilayer artificial neural network. The mathematical relation of the XOR gate is as Eq. 20. In the XOR gate, the output equals one when the two inputs are opposite each other, otherwise the output is zero.

$$
y = x_1 \oplus x_2 \tag{20}
$$

In the design of the XOR gate, the proposed multilayer neural network topology is used. The bias values of the neurons equal zero.

In this design, the weights are $W_1 = W_2 = 1$, $W_3 =$ $W_4 = W_5 = W_6 = 0.5$, $W_7 = W_8 = 0.6$ and th $1 =$ th $2 = 0.9$, th3 = 0.9, th4 = 0.4, th5 = 0.6 for the thresholds.

XOR gate is designed with neural network equations 21-25 are calculated for each layer. Eq.21 and 22 are the input layers of the XOR gate. Table 10 shows the output of the first layer.

The first layer output is used as the second layer input. If the NOD3 and NOD4 values are greater than th₅ and th₄, the output of each NOD will equal one. Eq. 23 and 24 belong to the middle layer of the XOR gate, and Table 11 shows the output values of the second layer in the XOR gate.

The output of the second layer is used as the input of the third layer in the XOR gate, and if y is between 0 and 1.1, the output is equal to one, otherwise it will be zero. Eq. 25 shows the value of y and Table 12 represents the output values of the third layer or output of the designed gate.

Value of y= NOD3.w7+ NOD4.w⁸ if 0<value of y<1/1 Value of y= NOD5.W₇+ NOD4.W₈ if $0 <$ *value of* $y < 1/1$ (21)
Then output y is 1 else output is 0

Value of NOD1=x1.w¹ if value of NOD1>th¹ then Output value of NOD1 = x_i , w_i *y* value *of NOD1* > m_i *inen Output* (22) *of NOD1* is *0*

Value of NOD2=x2.w2 if value of NOD2>th² then Output of NOD2 is1 else output of NOD2 is 0 (23)

Value of NOD3= NOD1.w3+ NOD2.w⁶ if value of NOD3>th3Then output NOD3 is1 else out put NOD3 is 0 (24)

Value of NOD4= NOD1.w5+ NOD2.w⁴ if value of $NOD4 > th_4$ Than output NOD4 is 1 else out put NOD4 is 0⁽²⁵⁾

Table.10. Results of the first layer of the XOR gate

				-	
Out put	Out put	Value оf	Value of	Out put	Out put
0f NOD1	Of NOD ₂	NOD1	NOD2	Of NOD1	Of NOD2
$\mathbf{\Omega}$	Ω				
0				0	

Table.11. Output values of the second layer in the XOR gate

Out put 0f NOD1	Out put 0f NOD2	Value of NOD ₃	Value оf NOD4	Output 0f NOD ₃	Output 0f NOD4
0	Ω	0			θ
Ω	1	0.5	0.5	0	
	Ω	0.5	0.5	0	

Table.12. Output values of the third layer

According to Table 12, the output of y corresponds to the output of other technologies used for designing the XOR gate, such as CMOS and TTL.

4. Design of half adder using multilayer neural network

The half adder circuit is one of the combined circuits with two inputs and two outputs of carry and sum. The inputs in the half adder are one-bit inputs. Fig. 4 shows a half adder circuit. In the half adder

circuit, if the two inputs are zero, sum and carry are also zero. If one input equals 1 and the other is 0, then sum=1 and carry=0. And if both inputs are one, sum=0 and carry=1.

In this section, a half adder circuit is designed using a multilayer neural network. Fig. 4 shows the half adder circuit designed using a neural network, in which the reference topology [4] has been used.

In this neural network, $W_{1} = W_{2} = W_{9} = W_{10} = 1$, $W_{3} = W_{4} = W_{5} = W_{6} = 0.5$ and $W_{7} = W_{8} = 0.6$ are the weights, and the threshold values in the sum are th₁= th₂=0.9, th₃= 0.6, th₄=0.4 and 0.1< th₅<1.1. The threshold value in the carry is equal to th $_{\text{carry}}=1.9$. Tables 13 and 14 present the output of the half adder obtained using the multilayer neural network.

Fig. 4. Half adder obtained using the multilayer neural network

A) Calculation of Sum

Eq. 26 to 30 are related to the layer-by-layer investigation of the topology provided for the half adder.

Value of NOD1= x_1w_1 *if Value of NOD1>0.9 output of NOD1 is 1 else out put NOD1 is 0* then (26)

Value of NOD2=x₂w₂ if Value of NOD2>0.9 then (27) $output of NOD2 is1 else out put NOD2 is 0$

Value of NOD3=NOD1.w3+NOD2.w⁶ if value of NOD3>0.6 then output of NOD3 is 1 else output of NOD3 (28) *is 0*

Value of NOD4=NOD1.w5+NOD2.w⁴ if value of NOD4>0.4 then output of NOD4 is 1 else output of NOD4 (29) *is 0*

Value of sum=NOD3.w₇+NOD₄.w₈ sum<1.1 then sum is 1 else sum is 0 if 0.1<value of (30)

One can write Eq. 31 for sum with the excited NODs:

 $sum: x,w,w,w_y + x,w,w_y + x,w,w_w + xw_w + x,w,w_w$

Table 13 shows the sum output in the provided network.

B) Calculation of Carry

EISSN: 2345-6221

Eq. 32 to 34 are related to the layer-by-layer investigation of the topology provided for the half adder. Table 14 shows the output values of the carry in the proposed network.

Value of NOD1=x1w1 if value of NOD1>0.9 then value of NOD1= x_1w_1 *if value of NOD1>0.9 inen* (32) *output of NOD1=1 else output of NOD1=0*

Value of NOD2= x_2w_2 *if value of NOD2>0.9 then output of NOD2=* $\lambda_2 w_2$ *if value of NOD2>0.9 inen* (33) *output of NOD2=1 else output of NOD2=0*

Value of carry=NOD1.w₉+NOD₂.w₁₀ if value carry>1.9 then carry=1 else carry=0 ^{of} (34)

According to Tables 13 and 14 the output of a neural network for a half adder corresponds to the validation table of the half adder designed by CMOS or TTL.

For the design of the full adder circuit, two half adders designed above are used in an OR gate. Fig. 5 shows a block diagram of a full adder circuit designed using two half adders and an OR gate.

Table.13.

CIN CARRY ÓR.

Fig. 5. Block diagram of a full adder circuit

5. Results and discussion

Logic gates can be designed in a variety of ways. Neural network is a new and proposed method of designing logic gates and half adder circuit. In this paper, their designs have been investigated. In [13], another type of design has been studied. In Table 15, the proposed method of the neural network is compared with the method presented in [13]. As you can see, the amount of weights matrix elements used in the proposed gates are less than the paper [13] and the amount of bias is zero. In [13], if we want to use different logical circuits, we need to apply synchronization blocks.

By comparing the logic gate and full adder circuit design with neural network and other designs, we concluded that this method was prioritized in terms of the amount of weights (Fig 6).

[13].

6. Conclusion

In this paper, logic gates are designed using a multilayer neural network and at the end a half adder is designed with a multilayer neural network. The results of the simulations are consistent with the results of logic gates and half adder designed with CMOS and TTL technologies. In parallel computing neural networks, the parallelism increases the processing speed and reduces the latency of the system as well as the power consumption. The use of neural network reduces the footprint and area of logic gates produced.

	The total number of neurons	The total number of layers	Weights matrix	Bias value
Proposed AND gate - Designed with NN	τ	$\overline{4}$	$W1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$ $W2 = \begin{bmatrix} 0.5 & 0.5 \\ 0.5 & 0.5 \end{bmatrix}$ $W3 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$	г0- $\boldsymbol{0}$ $\boldsymbol{0}$ $\boldsymbol{0}$ L0 l
AND gate $[13]$	5	3	$W1 = \begin{bmatrix} 2 & 2 \\ 2 & 2 \end{bmatrix}$ $W2 = \begin{bmatrix} 2 \\ 2 \end{bmatrix}$	$\boldsymbol{0}$ $\mathbf{0}$ -3 $+1$
Proposed OR gate - Designed with NN	τ	$\overline{4}$	$W1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$ $W2 = \begin{bmatrix} 0.5 & 0.5 \\ 0.5 & 0.5 \end{bmatrix}$ $W3 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$	г0т $\vert 0 \vert$ $\boldsymbol{0}$ $\boldsymbol{0}$ LŋJ
OR gate \mathcal{L}	5	3	$W1 = \begin{bmatrix} 4 & 4 \\ 4 & 4 \end{bmatrix}$ $W2 = \begin{bmatrix} -2 \\ 2 \end{bmatrix}$	$\boldsymbol{0}$ $\mathbf{0}$ -3 $+1$ $+1^{-}$
Proposed XOR gate - Designed with NN	7	$\overline{4}$	$W1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$ $W2 = \begin{bmatrix} 0.5 & 0.5 \\ 0.5 & 0.5 \end{bmatrix}$ $W3 = \begin{bmatrix} 0.6 \\ 0.6 \end{bmatrix}$	г01 $\vert 0 \vert$ $\boldsymbol{0}$ $\vert 0 \vert$ لرا
XOR \mathcal{L}	5	3	$W1 = \begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix}$ $W2 = \begin{bmatrix} 1 \\ -1 \end{bmatrix}$	$\boldsymbol{0}$ $\mathbf{0}$ -1.5 -0.5 -0.2
Proposed HALF- adder Designed with NN	$SUM = 7$ λ CARRY = 5	$SUM = 4$ λ CARRY = 3	SUM = $\begin{Bmatrix} W1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix} \\ W2 = \begin{bmatrix} 0.5 & 0.5 \\ 0.5 & 0.5 \end{bmatrix} \\ W3 = \begin{bmatrix} 0.6 \\ 0.6 \end{bmatrix} \end{Bmatrix}$ $\text{CARY} = \begin{cases} W1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix} & W2 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$	г0т $\bf{0}$ $\boldsymbol{0}$ $\vert 0 \vert$ L_0 r01 \vert 0 0 \vert 0 LoJ
HALF-adder [13]	$SUM = 5$ $\textsf{LCARY} = 5$	$SUM = 3$ $CARRY = 3$	SUM = $\begin{cases} W1,2 = \begin{cases} \begin{bmatrix} 2 & 2 \\ 2 & 2 \end{bmatrix} \\ \begin{bmatrix} 2 \\ -2 \end{bmatrix} \end{cases} \\ CARRY = \begin{cases} W3,4 = \begin{cases} \begin{bmatrix} 2 & 2 \\ 2 & 2 \end{bmatrix} \\ \begin{bmatrix} 2 \\ 2 \end{bmatrix} \end{cases} \end{cases}$	0 $\mathbf{0}$ -1 0 $\boldsymbol{0}$ -3 $+1$

Table.15. Comparison of proposed Logic Gate Design and full adder characteristics with Paper [13]

References:

- [1] S. MOUKHLIS, A. ELRHARRAS and A. HAMDOUN, "FPGA Implementation of Artificial Neural Networks", International Journal of Computer Science Issues, Vol. 11 Issue 2, No 1, pp.237-239, 2014.
- [2] S. Murugan, P.L.K, J.Sundar, M. K, "Design and Implementation of Multilayer Perceptron with On-Chip Learning in Virtex-E", 2nd AASRI Conference on

Computational Intelligence and Bioinformatics, AASRI Procedia 6 (2014), pp.82 – 88, 2013.

- [3] V.K.Singh, "Proposing Solution to XOR problem using minimum configuration MLP", International Conference on Computational Modeling and Security , pp.263-270, 2016.
- [4] D. P. Sharma, "Neural Network Simulation of Digital Circuits", International Journal of Computer Applications (0975 – 8887), Vol79 – No6, pp.7-13, 2013.
- [5] R. C, S. AP. "A review of implementation techniques for artificial neural networks", University School of

EISSN: 2345-6221

Information Technology, GGS Indraprastha University, Delhi. 2006.

- [6] K.Shirsagar ua, B.Ae, "VLSI IMPLEMENTATION OF BACK PROPAGATED NEURAL NETWORK FOR SIGNAL PROCESSING".
- [7] Han J, Li Z, Zheng W, Zhang Y. Hardware implementation of spiking neural networks on FPGA. Tsinghua Science and Technology. 25(4):479-86, 2020.
- [8] S. Miyata , "Automatic Recognition of Speed Limits on Speed-Limit Signs by Using Machine Learning", Journal of Imaging, 2017.
- [9] L.Debozorgi.'Case Study of Seismic Signals of GHIR sataion before Earthquake", Bullatin of earthquake science and engineering,2017.
- [10] [A.Chvála ,](https://ieeexplore.ieee.org/author/37062617800) [L. Nagy ,](https://ieeexplore.ieee.org/author/38495214400) [J. Marek ,](https://ieeexplore.ieee.org/author/37295789200) [J. Priesol](https://ieeexplore.ieee.org/author/37586584700) [,D. Donoval ,](https://ieeexplore.ieee.org/author/37296346300) [A.](https://ieeexplore.ieee.org/author/37296382600) [Šatka ,](https://ieeexplore.ieee.org/author/37296382600)" Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR Logic Gates", [14th](https://ieeexplore.ieee.org/xpl/conhome/8732928/proceeding) [International Conference on Design & Technology of](https://ieeexplore.ieee.org/xpl/conhome/8732928/proceeding) [Integrated Systems In Nanoscale Era \(DTIS\),](https://ieeexplore.ieee.org/xpl/conhome/8732928/proceeding) 2019
- [11] [A. Fayyazi ,](https://ieeexplore.ieee.org/author/37085778677) [S.Shababi ,](https://ieeexplore.ieee.org/author/37086839172) [P.Nuzzo ,](https://ieeexplore.ieee.org/author/37086156100) [S. Nazarian ;](https://ieeexplore.ieee.org/author/37267384500) [M. Pedram](https://ieeexplore.ieee.org/author/37278158100) , "Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations", [Design, Automation & Test in Europe](https://ieeexplore.ieee.org/xpl/conhome/8704855/proceeding) [Conference & Exhibition \(DATE\),](https://ieeexplore.ieee.org/xpl/conhome/8704855/proceeding) 2019
- [12] M. Natsui , T. Chiba , T. Hanyu , " MTJ-Based Nonvolatile Ternary Logic Gate for Quantized Convolutional Neural Networks", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2018.
- [13] N. Farha1, A. Louisa Paul, N. Kousar, R. Divakaran, " Design and Implementation of Logic Gates and Adder Circuits on FPGA Using ANN", International Journal for Research in Applied Science & Engineering Technology (IJRASET), 2016.