Signal Processing and Renewable Energy

December 2020, (pp. 53-64) ISSN: 2588-7327 eISSN: 2588-7335



# LDO Optimization with Evolutionary Neural Network

Mahdieh Jahangiri<sup>1</sup>, Ali Farrokhi<sup>1\*</sup>, and Amir Amirabadi<sup>1</sup>

<sup>1</sup> Department of Electrical Engineering, Islamic Azad University, South Tehran Branch, Tehran, Iran.

Received: 14-May-2020, Revised: 23-Agu-2020, Accepted: 04-Sep-2020.

# Abstract

As grid-connected Photovoltaic (PV) based inverters are being used more, these systems play a more important role in the electricity generation by distributed power generators. Power injection to the grid needs to meet predefined standards. In order to meet the harmonics requirement of standards, they need an output filter. The connection through an LCL filter offers certain advantages, but it also brings the disadvantage of having a resonance frequency. LCL filter can easily help the system to satisfy these requirements but also introduce a resonance peak which makes the system control a challenging task. In this paper, a three-level Neutral Point Clamped (NPC) inverter is connected to the grid through an LCL filter. The injected current of the inverter is controlled using Proportional-Resonant (PR) controllers. The resonant peak of the filter is also damped using capacitor current feedback. A systematic mathematical design procedure for controller and filter capacitor current feedback coefficients is investigated in details. Simulations are carried out in MATLAB/Simulink environment and results depict suitable performance of the system with designed parameters

Keywords: LCL Filter, Active Damping, PR Controller, NPC Inverter.

# **1. INTRODUCTION**

Today's battery-operated portable devices require a fully integrated on-chip power management solution, providing clean and ideally ripple-free supply voltage to the noise-sensitive blocks, such as analogue and RF blocks and fast transient response blocks

\*Corresponding Authors Email: ali\_farrokhi@azad.ac.ir for digital circuit's loads in [1-4]. Low Dropout (LDO) regulators are used separately or after the switching regulators to power many circuits block in [5-8]. There are several parameters that need to be considered while optimizing the parameters of capacitorless regulators such as low quiescent current, low drop output voltage, low output voltage spike and the range of the output capacitor in [9-13]. In voltage-spike detection circuits in[13], extra resistors and capacitors are used that occupy a large chip area and may also depend on the process so much. The other methods employed in [14-16] involve improving the error amplifier to achieve a better slew rate and using a capacitor coupling effect for fast transient response time. These methods consume more current and need additional circuits that raise power consumption. Here in [17], the regulator draws minimum loads of 3 mA to ensure stability for CL of 50 pF. Therefore, it is not assorted for low-load (under 3 mA) current applications. In multi objective optimization problems such as CMOS circuit design using submicron technology, it is very difficult to formulate exact objective function and finding a derivative of it is even difficult. Under such circumstances, the evolutionary algorithm plays an important role. The evolutionary algorithms such as Genetic Algorithm (GA), Particle Swarm Optimization (PSO), Differential Evolution (DE), and Artificial Bee Colony (ABC) used to optimize the analog circuits[6].

In order to reduce power consumption, the rapid path of the capacitor multiplier is set in the error amplifier. Two OVSR circuits are used in the output node to reduce the output voltage undershoot and overshoot, and enhance the LDO settling time. The optimizer utilizes the H-Spice circuit simulator and optimization algorithm to design a circuit with the desired specification. The paper is organized as follows: Section 2 reviews the proposed LDO regulator in detail, Section 3 describes the automatic design of LDO using the ANN algorithm, and LDO regulator simulation results are illustrated in Section 4. Finally, the conclusions are drawn in Section 5.

# 2. PROPOSED LDO STRUCTURE

The block diagram of the proposed LDO is depicted in Fig. 1. The compensation mechanism of the pass transistor in the LDO is carried out by the capacitor multiplier that is implemented in error of the amplifier. The undershoot and overshoot reduction networks clip the spikes of the output voltage.



Fig. 1. Proposed LDO structure.





**(b)** 

Fig. 2. Capacitor multiplier circuit (a) capacitor-multiplier structure; (b) practical circuit substantiation.

# 2.1. Compensation Network and Rapid Path

When the Cb capacitor is added, the dominant pole will be placed on Node 2 because of the Miller effect. A rapid path will be created from the output to the input. Obviously, increasing the Cb value creates an effective capacitor between the output node and the gate of Mp transistor; furthermore, increasing the Cb value provides a greater chip area. In order to save the chip area, a capacitor multiplayer is used for increasing Cb.

The structure of the capacitor-multiplier circuits is illustrated in Fig. 2. The output signal is sensed by Cb and converted into the voltage by shunt-shunt feedback of Rb and returned back to current via the voltagecontrolled current source gmb2. The amplified capacitance is equal to gmb1RbCb. The capacitive multiplying effect can be used for the rapid path and the pole-splitting network implementation in LDO circuits as it can be pushed into a non-dominant output pole far beyond the UGF (the outcome from the gate of the pass transistor for a large aspect ratio). To investigate the frequency

response of the capacitor-multiplier circuit, the transfer function from V b to Vb1 is assumed according to Eq. (1), where C1 is the stacked capacitor in the drain node Mb1 in [18].

$$\frac{V_{b1}}{V_i} = \frac{-s(g_{mb1}R_b - 1)C_b}{g_{mb1}\left(1 + s\frac{C_b}{g_{mb1}} + s^2\frac{C_bR_bC_1}{gm_{b1}}\right)}$$
(1)

Since the LDO regulator circuits usually have a closed-loop bandwidth of less than 1 MHz, these poles can be easily pushed beyond several times the unit gain frequency thus we can simplify Eq. (1) as follows in [18, 19]:

$$\frac{V_{b1}}{V_i} = \frac{-s(g_{mb1}R_b - 1)C_b}{g_{mb1}}$$
(2)

The capacitor multiplier circuit can be set in the individual stage out of the main path of the feedback loop between the output and the error amplifier output node.

However, this placement can cause excessive power consumption without sufficient efficiency in the main feedback loop. If this capacitor multiplier circuit could be embedded in the error amplifier, excessive power consumption could be prevented. Therefore, in this study, a capacitor multiplayer is placed in the error amplifier that improves the UGF and consumes the least current.

#### **2.2. Voltage Spike Reduction Network**

When the load current is suddenly decreased to Imin, an overshoot appears in the output voltage during the steady state; the proposed transistor M10 in Fig. 3 has a bias in the cutoff region when the output voltage starts to increase [according to Eq. (4)]. The M10 transistor will enter into the ohmic region first and then move to the saturation region. It transfers the current from the output node to the ground; thus, it prevents overshoot as the output voltage increases.

Similar to the M10, the M11 in Fig. 4, has a bias in the cut-off region during the steady state. In this case, when the load current jumps to I max, an under-shoot will take place in the output voltage. According to Eq. (3), in the PMOS transistor, by decreasing the body voltage, the absolute value of the threshold voltage will be reduced. Therefore, the M11 transistor enters into the ohmic region in the beginning and later it falls into the saturation mode and prevents more undershoot in the output voltage by providing more current into the output node. For achieving steady state in the least transition time, the higher slew rate current without depression in the UGF is used.

$$\left|V_{th}\right| = \gamma \left(\sqrt{2\left|\varphi_{F}\right| + V_{SB}} - \sqrt{2\left|\varphi_{F}\right|}\right) + \left|V_{tho}\right| \qquad (3)$$

$$V_{sG} \ge \left| V_{th} \right| \tag{4}$$



Fig. 3. Schematic of overshoot reduction circuit.



Fig. 4. Schematic of undershoot reduction circuit.

where  $V_{th}$  is the threshold voltage value of the transistor for  $V_{SB} \neq 0$ , and  $V_{tho}$  is the nominal threshold voltage for  $V_{SB} = 0$ ,  $\gamma$  is the body bias coefficient and  $2|\varphi_F|$  is the surface potential, For PMOS transistor,  $\gamma$  is negative.

The schematic of the proposed LDO is shown in Fig. 5. The capacitor multiplier, which is used in the error amplifier, consists of Rb, Cb, M6 and M8 with a multiplying capability, and M5 and M7 as current sources. It is notable that the M5 and the M7 current sources are the same as the Ib1 current source shown in Fig. 2.

## **3. AUTOMATIC DESIGN OF LDO**

The optimizer utilizes the circuit simulator and optimization algorithm to design a circuit with the desired specification. The optimizer provides proper coordination between the circuit simulator and optimization algorithm by generating circuit net-list according to parameters generated by optimization algorithm, initiating circuit simulation, analyzing simulator output and provides a necessary data to optimization algorithm to generate new set parameters. The various circuit parameters with their upper and lower bounds are estimated. Generally, for most of CMOS circuit design, the circuit parameters are the width and length of various MOS transistors. With this information, a circuit net-list is generated and it is simulated against pre-determined test cases. The simulation results are analyzed and error is calculated.

Based on the calculated error, the new circuit parameter set is generated by an optimization algorithm. The aim of the optimizer is to reduce errors.

#### **3.1. Artificial Neural Network**

Neural networks, also known as the artificial neutral network (ANN's), are the information processing system with their design inspired by the studies of the ability of the human brain to learn from observations and to generalize by abstraction. [20] The fact that neural network can be trained to learn any arbitrary nonlinear input/output relationships from corresponding data and the acquired knowledge has resulted in their use in a number of areas such as pattern recognition, speech processing, [20, 21]control, bio medical engineering, RF and microwave etc. Recently, (ANNs) have been applied to CMOS analog circuit design and optimization problems as well. Neural networks are first trained to model the electrical behavior of passive and active components/ circuits[20-24]. These trained neural networks, often referred to as neural network models, can then be used in high level simulation and design, providing first and accurate answers to the task that they have learnt by acquiring the knowledge from their training. Neural networks are effective

and efficient alternatives to conventional methods such as numerical modeling methods. which could be highly computationally expensive, or analytical methods which could be difficult to obtain for newly achieved devicesor empirical modeling solutions due to huge range and limited accuracy. [23] Neural network techniques have been used for a very wide variety of applications and modeling methods. [24] An analog system is typically characterized by a set of performance parameters used to succinctly quantify the properties of the circuit given fixed topology; circuit synthesis is the process of determining numerical values for all components in the circuit such that the circuit conforms to a set of performance constraints. Due to the high degree of nonlinearity and interdependence among design variables, the manual design of an analog circuit is often reduced to a process of trial and error in which the solution space is searched in an ad hoc manner for a circuit satisfying all constraints. [22] The numerical circuit simulator SPICE is often used as a benchmark of comparison to determine the relative accuracy of alternative schemes for evaluating the performance of analog However, circuits. the computational requirements of running SPICE limit its use when attempting to evaluate a circuit's performance parameters during circuit synthesis. Stochastic combinatorial methods optimization require the computation of performance parameters for a number circuit large of sizing alternatives[23]. It is therefore beneficial to reduce the time associated with generating performance estimates. Neural network models are used to provide robust and

estimates performance accurate of parameters for several CMOS analog circuits[25, 26]. A neural network of sufficient size can estimate functional mappings to an arbitrary precision given a finite discrete set of training data. Hyper dimensional non-linear functions are readily modeled using neural networks. Neural networks can also easily incorporate knowledge of system behavior. Course functional models can be embedded in the network structure reducing the functional complexity that must be mapped by the network. These often result in the smaller network size and reduction in training effort. [27] Once trained with a particular functional mapping, the evaluation time of a neural model is very fast. However, training algorithms can help reduce the interaction needed to determine and appropriate network size. The evaluation time for the neural models is much less than that required by a full SPICE simulation, the models can be incorporated into a circuit synthesis algorithm used to optimize a fitness function based on performance parameter constraints. Neural networks have recently gained attention as a fast, accurate and flexible tool for modeling, simulation and design. Each time a new network is trained, or an old network is retrained, the shape of the function described by the neural model changes, complicating the issue of where to place additional sample points.[28] The neural network models provide a great deal of time savings in situations where a fixed topology must be reused and re-synthesized many times which is the primary target for modeling and synthesis of analog circuits using neural network models [29].

ANN is composed of a large number of highly interconnected processing elements (neurons) working in parallel to solve a specific problem. Each connection has a weight factor and these weights are adjusted in a training process.

Consider monolithic Multilayer Perceptron (MLP) training by BP algorithm. The goal is minimizing the sum squared error (SSE).

$$J(w) = \frac{1}{2} \sum_{s=1}^{P} \sum_{i=1}^{N_M} \left( d_{s,i} - y_{s,i}^M \right)^2$$
(5)

where ds,i is the ith target and, ys,I M is the actual outputs corresponding to the sth training pattern, W is a vector constituted by all the weights and biases involved in the network, and NM is the number of output units. In this scheme, an initial weight vector W0 is iteratively adapted according to the following recursion to find an optimal weight vector. The positive constant of g is the learning rate.

$$W_{k+1} = W_k - \eta \frac{\partial J(W)}{\partial W} \tag{6}$$

PSRR, transient time, ripple output voltage and line regulation are 4 input neurons and outputs Wout, Cb, Cout, IB will be optimized by the neural network.

The NN toolbox of MATLAB software is used to design the neural network architecture for determining the size of the circuit's element. Number of hidden layers, number of neurons in the hidden layer, and the results are shown in Table 1.

#### **4. SIMULATION RESULTS**

The proposed LDO has been designed and simulated by the 0.18 µm CMOS process. The LDO is designed to source output current between 0mA and 50mA and consumes a small quiescent current of 26 µA under a noload condition, Fig. 5 shows the measured load transient response; the output current varies from 0 to 50mA at 1.4V supply voltage, while the rise time and the fall time of the load current are 28 µs /mA and 56 µs /mA respectively. The measurement shows that the load transient voltage spike is only 20 mV. Figure 6 shows the measured line transient response; the supply voltage switches between 1.4V and 2V, with 50mA output current, while the voltage spike is 6mV.

The Power Supply Ripple Rejection (PSRR) of the LDO with Cout=1PF at IO = (PSRR)50, 0mA is shown in Fig. 7. As observable, the measured PSRR is smaller than \_45 dB under 100 KZ frequency.

Table 2 provides a performance comparison between the proposed LDO and the previously published design. The use of capacitor-multiplier and the overshoot and undershoot reduction circuits can be effective in decreasing the output voltage variations and the settling time. But the value of quiescent current (IQ) and the amplitude of

_	Table 1. Number of adia and results.								
	Network topology	Epoch	Number of samples	regression					
	4-11-8-6-4	2000	3456	0.996					
	4-13-15-4	2000	3456	0.997					



Fig. 5. Transient measurement result (a) load transient response of the proposed LDO and (b) output current variation.



Fig. 6. Transient measurement result of the proposed LDO (a) line transient response and (b) input voltage variation.

maximum output current should also be considered to carry out a justifying comparison. Therefore, the Figure Of Merit (FOM) given in[15] can be an appropriate standard for comparison.

$$FOM = T_R \frac{I_q}{I_{out max}} = \frac{C_{out} \Delta V_{out}}{I_{out max}} \frac{I_q}{I_{out max}}$$
(7)

Iout max is the maximum load current that can be sustained by LDO while IQ is the quiescent current.



Fig. 7. Measured PSSRR of proposed LDO.

parameter	[20] Sim.	[21] sim.	[23] Sim.	[24] Sim.	[25] Exp.	[30] Exp.	This work
Year	2010	2008	2015	2015	2016	2019	2020
Tech[µm]	0.35	0.35	0.35	0.35	0.18	0.5	0.18
Vin [V]	1.2	1.2	1.4	1.2	1.4	1.5	1.4
V out [V]	1.6	1	1.2	1	1.2	1.3	1.2
I out [mA]	100	50	100	100	100	600	50
IQ [µA]	20	95	130	15	141	16.5	26
C out [pF]	>20	100	100	100	100	5.1	1-100
T settle[µs]	$\approx 8$	≈ 1.4	≈2	≈1	≈1	≈1	$\approx 2$
ΔVout[mV]	100	200	125	80	85	514	20
FOM[fs]	20	152	89	75	18	12	20.8

 Table 2. Performance summary and comparison with previously reported LDOs.

As seen in Table 2, the use of reduction circuits and the capacitor multiplier circuit increase the quiescent current to  $26 \,\mu\text{A}$  in the proposed LDO, but the maximum output voltage variation under a load capacitor of 1–100 pF is much less than earlier designs. Comparisons of results indicate that capacitor-multipliers and reduction circuits are effective to improve LDO stability and transient response and presents acceptable results.

### **5. CONCLUSION**

From the results we can conclude that the application of the ANN algorithm used to solve the problem of the device sizing of the Analog CMOS circuit. Also, observe the robustness of the optimizer for the two-stage op-amp design. A low drop-out voltage regulator without the off-chip capacitor has been presented that achieves low output voltage spikes and fast transient response by compensation network and OVSR circuits. The capacitor multiplier provides a fast path and improves the transient response. The proposed LDO regulator has been designed to create the 1.2V output voltage. The output voltage spike of the LDO with the proposed OVSR circuit decreases to 20 mV. The proposed LDO is stable for output currents between 0mA and 50 mA, and has 200mV dropout voltages. The novelty of this work is: first the very low quiescent current about 26 µA, second the low power consumption through low input voltage and low quiescent current, third the output capacitor range is between 1 pF and 100 pF, which is wide enough compared to those capacitors used in the other mentioned works. To perform a justifiable comparison, a number of previously reported LDOs have been simulated by HSPICE and using the reported values in the references. The results of simulation and comparison based on the FOM indicate the improvement of proposed LDO specification.

#### REFERENCES

- X. Qu, Z.-k. Zhou, and B. Zhang, "Ultralow-power fast-transient outputcapacitor-less low-dropout regulator with advanced adaptive biasing circuit," *IET Circuits, Devices & Systems,* vol. 9, no. 3, pp. 172-180, 2015.
- [2] Y.-i. Kim and S.-s. Lee, "A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 60, no. 6, pp. 326-330, 2013.
- [3] C.-C. Lim, N.-S. Lai, G.-H. Tan, and H. Ramiah, "A low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications," *Microelectronics Journal*, vol. 46, no. 8, pp. 740-749, 2015.
- M. Ho, K. N. Leung, and K.-L. Mak, "A low-power fast-transient 90-nm low-dropout regulator with multiple small-gain stages," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 11, pp. 2466-2475, 2010.
- [5] Y.-P. Lin and K.-T. Tang, "An inductive power and data telemetry subsystem with fast transient low dropout regulator for biomedical implants," *IEEE transactions on*

*biomedical circuits and systems*, vol. 10, no. 2, pp. 435-444, 2015.

- [6] Y.-I. Kim and S.-S. Lee, "Fast transient capacitor-less LDO regulator using low-power output voltage detector," *Electronics letters*, vol. 48, no. 3, pp. 175-177, 2012.
- [7] C.-M. Chen, T.-W. Tsai, and C.-C. Hung, "Fast transient low-dropout voltage regulator with hybrid dynamic biasing technique for SoC application," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 9, pp. 1742-1747, 2012.
- [8] Y. Kim and S. Lee, "Fast-transient capacitor-less low-dropout regulator with assistant push-pull output stage using bootstrap technique," *Electronics Letters*, vol. 50, no. 22, pp. 1628-1630, 2014.
- [9] R. Fathipour, A. Saberkari, H. Martinez, and E. Alarcón, "High slew rate current mode transconductance error amplifier for low quiescent current output-capacitorless CMOS LDO regulator," *Integration*, vol. 47, no. 2, pp. 204-212, 2014.
- [10] A. Saberkari, E. AlarcóN, and S. B. Shokouhi, "Fast transient currentsteering CMOS LDO regulator based on current feedback amplifier," *Integration*, vol. 46, no. 2, pp. 165-171, 2013.
- [11] P. Y. Or and K. N. Leung, "An output-capacitorless low-dropout regulator with direct voltage-spike detection," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 2, pp. 458-466, 2010.
- [12] R. J. Milliken, J. Silva-Martínez, and E. Sánchez-Sinencio, "Full on-chip CMOS low-dropout voltage regulator," *IEEE Transactions on Circuits and Systems I: Regular*

Papers, vol. 54, no. 9, pp. 1879-1890, 2007.

- [13] Y.-H. Lee and K.-H. Chen, "A 65nm sub-1V multi-stage low-dropout (LDO) regulator design for SoC systems," in 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, 2010, pp. 584-587: IEEE.
- [14] M. R. V. Bernal, S. Celma, N. Medrano, and B. Calvo, "An ultralow-power low-voltage class-AB fully differential OpAmp for long-life autonomous portable equipment," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 59, no. 10, pp. 643-647, 2012.
- [15] C. Zhan and W.-H. Ki, "An outputcapacitor-free adaptively biased lowdropout regulator with subthreshold undershoot-reduction for SoC," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 5, pp. 1119-1131, 2012.
- [16] J.-H. Wang, C.-H. Tsai, and S.-W. Lai, "A low-dropout regulator with tail current control for DPWM clock correction," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 59, no. 1, pp. 45-49, 2011.
- J. Guo and K. N. Leung, "A 6-\$\mu \$ W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 9, pp. 1896-1905, 2010.
- [18] Z. Yan, L. Shen, Y. Zhao, and S. Yue, "A low-voltage CMOS low-dropout regulator with novel capacitormultiplier frequency compensation," in 2008 IEEE International Symposium on Circuits and Systems, 2008, pp. 2685-2688: IEEE.
- [19] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear

regulator with ultra-fast load regulation," *IEEE Journal of solid-state circuits*, vol. 40, no. 4, pp. 933-940, 2005.

- [20] Q.-J. Zhang, K. C. Gupta, and V. K. Devabhaktuni, "Artificial neural networks for RF and microwave design-from theory to practice," *IEEE transactions on microwave theory and techniques*, vol. 51, no. 4, pp. 1339-1350, 2003.
- [21] B. Widrow and R. Winter, "Neural nets for adaptive filtering and adaptive pattern recognition," *Computer*, vol. 21, no. 3, pp. 25-39, 1988.
- [22] L. M. Reyneri, "Implementation issues of neuro-fuzzy hardware: going toward HW/SW codesign," *IEEE Transactions on Neural Networks*, vol. 14, no. 1, pp. 176-194, 2003.
- [23] S. Grossberg, E. Mingolla, and D. Todorovic, "A neural network architecture for preattentive vision," *IEEE Transactions on Biomedical Engineering*, vol. 36, no. 1, pp. 65-84, 1989.
- [24] K. Fukushima, S. Miyake, and T. Ito, "Neocognitron: A neural network model for a mechanism of visual pattern recognition," *IEEE* transactions on systems, man, and cybernetics, no. 5, pp. 826-834, 1983.
- [25] C.-C. Chang and C.-J. Lin, "Training v-support vector regression: theory and algorithms," *Neural computation*, vol. 14, no. 8, pp. 1959-1977, 2002.
- [26] F. L. Peña, F. Bellas, R. J. Duro, and M. L. S. Simon, "Using adaptive artificial neural networks for reconstructing irregularly sampled laser Doppler velocimetry signals," *IEEE transactions on instrumentation and measurement*, vol. 55, no. 3, pp. 916-922, 2006.

- Y. Chen and W. du Plessis, "Neural network implementation on a FPGA," in *IEEE AFRICON. 6th Africon Conference in Africa*, 2002, vol. 1, pp. 337-342: IEEE.
- [28] P. Vas, Sensorless vector and direct torque control. Oxford Univ. Press, 1998.
- [29] M. Marchesi, G. Orlandi, F. Piazza, and A. Uncini, "Fast neural networks without multipliers," *IEEE transactions on Neural Networks*, vol. 4, no. 1, pp. 53-62, 1993.
- [30] J. Park, B. Lee, and S.-W. Hong, "An Output Capacitor-Less Low-Dropout Regulator with a Low-\$ V\_ {DD} \$ Inverting Buffer for the Mobile Application," *IEEE Transactions on Industrial Electronics*, 2019.