Jahanian, Ali, Saheb Zamani, Morteza. “Using Chip Master Planning in Automatic ASIC Design Flow to Improve Performance and Buffer Resource Management.” Journal of Computer & Robotics, vol. 3, no. 2, 2012, pp. 125-135.