Design and Optimization of a New LNA
Subject Areas : Majlesi Journal of Telecommunication Devices
1 - Malek e Ashtar University of Technology
Keywords:
Abstract :
REFERENCES
[1] G. A. Golmakani, K. Mafinejad, A. Kouzani,” Design and Optimization of LNA Topologies with Image Rejection Filters”, International Journal of RF and Microwave Computer-Aided Engineering vol. 20, no. 3, pp.289-297, May 2010.
[2] C.-Y. cha, S.-G. Lee, "A 5.2 GHz LNA in 0.35 μm CMOS utilizing inter-stage series response and optimizing the substrate resistance”, IEEE j. Solid-Stage Circuits, vol. 38, no.4, pp.. 669-672, April 2003.
[3] B. Razavi, RF Microelectronics, Prentics-Hall,Upper Saddle River , 1997.
[4] D. Leenaerts, G. Gielen, and R.A. Rutenbar, CAD solutionsand outstanding challenges for mixed-signal and RF ICdesign, Proceedings of the IEEE Conference on Computer-Aided Design, San-Jose, California, 2001, 270–277.
[5] E. Kargarn, H. Khosrowjerdi, K.Ghaffarzadegan and H. Nabovati, "A 5.7 GHz low noise figure ultra high gain CMOS LNA with inter stage technique", IEICE Electronics Express, Vol. 7, no.23,1686-1693.
[6] J.S . Walling, S .Shekhar, and D.J.Allstot, “A gm-Boosted Current-Reuse LNA in 0.18 μm CMOS”, IEEE radio FREQ. Inter.Circuits Symp.,pp . 613-616 ,3-5 June 2007.
[7] Y.S. Wang, L. H. Lu, "5.7 GHz low-power variable-gain LNA in 0.18 μm CMOS", Electron. Lett., vol. 41, pp. 66-68, 2005.
[8] C.-H. Liao, H. R.Chuang, “A 5.7GHz 0.18μm CMOSgain-controlled differential LNA with current reuse for WLAN receiver”, IEEE Microw.Wireless Compon. Lett., vol.13, no.12, pp.526-528, Dec. 2003 .
[9] Choong-Yul Cha and Sang-Gug Lee, “5.2-GHz LNA in 0.35μ CMOS Utilizing Inter-Stage Series Resonance and Optimizing the Substrate Resistance,” IEEE Journal of Solid-state Circuits, vol. 38, no. 4, pp.669-672,April 2003.
[10] A.jafari , M.zekri , S.sadri , A.R.mallahzadeh," Design of Analog Integrated circuits by using genetic algorithm" , in IEEE Second International Conference on Computer Engineering and Applications (ICCEA) , pp. 578-581, 2010.
[11] M. Taherzadeh, R. Lotfi, H. Zare and O. Shoaei, "Design optimization of analog integrated circuits using simulation-based genetic algorithm", Proc. IEEE International Symposium on signals and circuits, Vol. 1, pp. 73-76, July 2003.
[12] E. Zitzler, Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications, PhD thesis, Swiss Federal Institute of Technology, Zurich, Switzerland, 1999.
[13] El-Sayed M. El-Alfy, “Flow-Based Path Selection for Internet Traffic Engineering with NSGA-II,” IEEE 17th Internation conferece on Telecommunications, pp. 621 – 627, 2009.
[14] K. Deb, A. Pratap et al, “A fast and elitist multi-objective genetic Algorithm: NSGA-II,” IEEE Trans. On Evolutionary Computation, Vol. 6, no.2, pp.182-197, 2002.
[15] S.Babayan Mashhadi, "Optimizing the Design of Low-voltage and Low- Power Analog Integrated Circuits using Multi-objective Genetic algorithms", A dissertation submitted in partial fulfillment of the requirements For the degree of Master of Science in Electrical Engineering In the graduate division Of the Ferdowsi University of Mashhad.
