https://doi.org/10.30495/jce.2025.1993480.1330

Vol. 14/ No. 54/Winter 2025

Research Article

[Design and Implementation of a 16-bit Multi-Mode Delta-Sigma](https://doi.org/10.30495/jce.2025.1993480.1330) [Digital-to-Analog Converter with Time-Interleaved Structure, Multi-](https://doi.org/10.30495/jce.2025.1993480.1330)[Channel, and Compensation of Non-Idealities Based on FPGA](https://doi.org/10.30495/jce.2025.1993480.1330)

Abolfazl Roshanpanah, PhD Student ¹ D | Pooya Torkzadeh, Assistant Professor ² D | Khosrow Hajsadeghi, Associate professor ³ | Massoud Dousti, Associate professor ⁴ | D

¹Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran, a.roshanpanah@srbiau.ac.ir

²Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran, p-torkzadeh@srbiau.ac.ir

³Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran, ksadeghi@sharif.edu

⁴Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran, m_dousti@srbiau.ac.ir

Correspondence

Pooya Torkzadeh, Assistant Professor of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran, Email: p-torkzadeh@srbiau.ac.ir

Received: 11 March 2024 **Revised:** 7 April 2024 **Accepted:** 20 April 2024

Abstract

In this research, a 16-bit multi-mode second-order Delta-Sigma Modulator-Digital-to-Analog Converter (DSM-DAC) with a time-interleaved (TI) structure operating at a center frequency of 4 GHz and a bandwidth of 20 MHz has been implemented using VHDL on an FPGA platform. The proposed architecture utilizes a single clock frequency for generating RF signals. The second-order DSM is reconfigurable, offering three filter modes: LP, BP at Fs/4, and HP for signal synthesis. Since the coefficients remain simple for all modes, multiplication operations can be achieved using a shifter block. To investigate the effect of duty-cycle-error (DCE) and its compensation, various error values are applied to the modulator and compensation is performed. A novel solution is proposed to overcome the DCE by adjusting the filter and unilaterally narrowing the signal passband without adding extra hardware complexity. This approach significantly enhances the SNDR and SFDR of the DSM output, even for the BP mode. Another challenge is the mismatch error in DAC cells. This error is simulated and compensated using two methods: DWA and SDEM. Simulation results in ISE demonstrate that the SNDR values for LP, BP, and HP modes are 106.10, 105.65, and 104.95 dB, respectively.

Keywords: Delta-sigma modulator, Duty-cycle-error, Error-feedback, FPGA, Mismatch, Time-interleaved.

Highlights

- A 16-bit multi-mode digital-to-analog converter with a time-interleaved structure at a frequency of 4 GHz.
- Only one clock frequency is used to generate the radio frequency signal.
- There are simple coefficients for all cases, the multiplication operation can be performed using a shifter block.
- Two dominant errors in TI-DSM-DACs (mismatch and duty-cycle-error (DCE)) have been compensated
- A new method is proposed to remove the effect of signal image in BP mode, instead of using complex circuits.

Citation: [A. Roshanpanah, P. Torkzadeh, Kh. Hajsadeghi, and M. Dousti "Design and Implementation of a 16-bit](https://doi.org/10.30495/jce.2025.1993480.1330) [Multi-Mode Delta-Sigma Digital-to-Analog Converter with Time-Interleaved Structure, Multi-Channel, and](https://doi.org/10.30495/jce.2025.1993480.1330) Compensation of Non-Idealities Based on FPGA," Journal [of Southern Communication Engineering, vol. 14, no. 54, pp.](https://doi.org/10.30495/jce.2025.1993480.1330) [93–117, 2025, doi:10.30495/jce.2025.1993480.1330, \[in Persian\].](https://doi.org/10.30495/jce.2025.1993480.1330)

1. Introduction

In recent years, there have been significant advancements in the design of Digital-to-Analog Converters (DACs) for wireless communication systems. The growing need for high-speed data transfer and adaptable system designs has placed a particular emphasis on software-defined radios (SDRs) [1-4].

Wireless communication standards have created radio frequency digital-to-analog converters (RF-DACs) to comply with stringent noise level specifications [3]. Nonetheless, attaining high resolution in Nyquist frequency DACs raises the complexity of both analog and digital circuits, resulting in mismatches and decreased linearity [5-7]. Various calibration and correction techniques have been suggested [8-12], but they typically demand a significant number of cells and extensive calibration time, which restricts the performance of the designs [13, 14]. This study provides a concise overview of novel DAC structures and techniques aimed at addressing the shortcomings of earlier designs.

Time-interleaved DACs (TI-DACs) remove image signals and reduce harmonics by integrating several DACs with phase shifts [15, 16]. This method enhances bandwidth and resolution, but it also presents challenges such as increased chip size and greater energy usage [3, 15, 17-19].

Methods like interleaving [17-20], digital feed-forward extrapolation [21], dynamic element matching (DEM) [22], and digital predistortion (DPD) [23] are employed to enhance performance and linearity. The aim of the suggested architectures is to achieve high data rates, cover a broad frequency spectrum, and simplify hardware design.

Time-interleaved delta-sigma modulator DACs (TI-DSM-DACs) have become popular in flexible radio transmitters because they enhance the speed of digital modulators for high clock rates while reducing analog complexity [20]. Additionally, their oversampling capability allows for a lower order of the analog reconstruction filter that follows the DAC [24]. As a result, they are essential in the development of modern communication standards like WiGig (IEEE 802.11ad) [25], ECMA-387 [26], Wireless HD [27], and more recently, fifth-generation (5G) wireless communications, which operate in high gigahertz frequency bands such as 28, 38, 64, and 71 GHz [28, 29].

2. Innovation and contributions

The proposed design has been developed and implemented for three specific center frequencies. For each frequency, the TI-DSM coefficients must be modified, and a filter is applied after the 4-bit TI-DSM according to the center frequency. This method successfully achieves bandwidth splitting by shifting the passband of the TI-DSM signal to both sides of the center frequency (Fs/4) without requiring additional hardware or increasing circuit complexity. The upper frequency band spans from 1000 to 1020 MHz, while the lower band ranges from 980 to 1000 MHz.

In BP mode, two distinct filters are employed for the upper and lower sub-bands. When the input signal falls within the lower subband, its image appears in the upper sub-band. By using a band elimination filter for the upper sub-band, this image can be eliminated. Conversely, if the input signal is in the upper sub-band, its image will be found in the lower sub-band. Thus, applying a band elimination filter to the lower sub-band effectively reduces this image. This filtering technique ensures that the signals are properly filtered and that any unwanted images are removed from their respective sub-bands. Essentially, this method requires just two filters with narrower bandwidths at the output to eliminate signal images.

3. Materials and Methods

This research is based on innovation in structural design and the presentation of a complete system model for a sigma-delta digitalto-analog converter, which will be simulated and implemented. Then, potential errors in this proposed model will be examined and simulated in the Simulink environment of MATLAB. After system simulations and ensuring the correctness of the proposed structure, the hardware of the sigma-delta modulator with a time-interleaved structure will be described in VHDL in the ISE software. This description will be optimized in terms of power consumption, performance speed, and use of hardware resources. The behavior of the circuit will also be examined in this section.

4. Results and Discussion

The SNDR values in the LP, BP, and HP modes are 62.25, 36.07, and 96.78 dB, respectively, while the SFDR values in the LP, BP, and HP modes are 61.94, 25.12, and 96.31 dB, respectively. The results indicate that the SNDR and SFDR values have experienced a significant drop due to the DCE error. The reason for this sharp decline in the BP mode is the presence of signal images in the modulator's frequency band. The SNDR values in the LP, BP, and HP modes are 56.23, 30.05, and 91.30 dB, respectively, while the SFDR values in the LP, BP, and HP modes are 55.92, 19.10, and 93.41 dB, respectively. The reason for the smaller drop in the HP mode is the significant frequency distance of the signal image from the main signal and the modulator's frequency band. In the LP mode, after compensation using the LP-FIR filter, the SNDR values for errors of 1% and 2% are 106.12 dB and 106.13 dB, respectively, while the SFDR for both error values is the same at 91.80 dB. Then, a second-order HP-FIR filter with the expression

A. Roshanpanah, P. Torkzadeh, Kh. Hajsadeghi, and M. Dousti: Design and Implementation of …

(1-z-1)2 is considered. In the HP mode, after compensation using the HP-FIR filter, the SNDR values for errors of 1% and 2% are the same at 105.34 dB, while the SFDR values are 94.42 dB and 94.44 dB, respectively. Terminally the simulation results and the output spectrum of the DAC for a 1% error due to a mismatch of the DAC cells using the SDEM method with a second-order filter to compensate for errors of 1%, 2%, and 3% in the LP, BP, and HP modes have been shown. By comparing the results of the DWA and SDEM methods of the first and second order, it can be concluded that the compensation sorting method with a second-order filter provides the required SNDR for a 16-bit ENOB.

5. Conclusion

In this article, a second-order delta-sigma modulator (DSM) with a 16-bit multi-state structure based on Time-Interleaving (TI) was implemented in VHDL and FPGA at a frequency of 4 GHz with a bandwidth of 20 MHz. The proposed architecture uses only one clock frequency for generating radio frequency (RF) signals. The second-order delta-sigma modulator with reconfigurable capability has three modes: LP, BP at frequency Fs/4, and HP for signal synthesis. To increase the sampling frequency (Fs), a 4-channel timeinterleaved (TI) structure was proposed. Each of the channels operates at a frequency of 4/Fs. Since simple coefficients are available for all modes, multiplication operations were performed using a shift block. This led to simplification in design, reduced power consumption, smaller area occupancy, and higher speed. A major challenge in designing such structures is duty cycle error (DCE), especially in the time-interleaved mode. To investigate the effect of DCE and compensate for it, various error values were applied to the modulator, and compensation was performed. In this article, a new solution was proposed to overcome the effect of DCE by adjusting the filter circuit and unilaterally shaping the passband of the signal without adding extra hardware and circuit complexity. This method significantly increased the SNDR and SFDR output values of the delta-sigma modulator, even for the BP mode, by eliminating the image effect of the signal. The use of TI-FIR filtering in compensating for DCE is effective in LP and HP modes, but it does not achieve much success in compensating DCE in BP mode. However, the proposed compensation method is highly effective in addressing DCE in BP mode, significantly improving results to the point of approaching ideal values. Since in BP mode, the SNDR after compensation using the proposed method reached approximately 95 dB, the effective number of bits (ENOB) is 15.5 bits. Another challenge that was overcome was the mismatch error of DAC cells. In this research, this error was simulated and compensated using two methods: DWA and SDEM. Simulation results in ISE showed that the signal-to-noise and distortion ratio (SNDR) values for LP, BP, and HP modes were 106.10 dB, 105.65 dB, and 104.95 dB, respectively.

6. Acknowledgement

To Dr. Torkzadeh, Dr. Hajsadeghi, and Dr. Dousti, your unwavering belief in me and your constant encouragement have driven my pursuit of this research. Your sacrifices, understanding, and patience have given me the necessary space and time to dedicate myself to this endeavor. I am forever grateful for your unconditional love and support.

7. References

- [1] J. Mitola, "The software radio architecture," *IEEE Communications magazine,* vol. 33, no. 5, pp. 26-38 0163-6804, 1995.
- [2] J. Mitola, "Cognitive radio architecture evolution," *Proceedings of the IEEE,* vol. 97, no. 4, pp. 626-641 0018-9219, 2009.
- [3] S. Pavan, R. Schreier, and G. C. Temes, *Understanding delta-sigma data converters*. John Wiley & Sons, 2017.
- [4] A. Mahmoudi, P. Torkzadeh, and M. Dousti, "A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems,* vol. 29, no. 5, pp. 871-882, 2021, doi: 10.1109/TVLSI.2021.3056316.
- [5] P. T. M. v. Zeijl and M. Collados, "On the Attenuation of DAC Aliases Through Multiphase Clocking," *IEEE Transactions on Circuits and Systems II: Express Briefs,* vol. 56, no. 3, pp. 190-194, 2009, doi: 10.1109/TCSII.2009.2015365.
- [6] A. Silva, J. Guilherme, and N. Horta, "Reconfigurable multi-mode sigma–delta modulator for 4G mobile terminals," *Integration,* vol. 42, no. 1, pp. 34-46, 2009/01/01/ 2009, doi: [https://doi.org/10.1016/j.vlsi.2008.07.004.](https://doi.org/10.1016/j.vlsi.2008.07.004)
- [7] B. Khazaeili and M. Yavari, "A Simple Structure for MASH Sigma Delta Modulators with Highly Reduced In-Band Quantization Noise," *Circuits, Systems, and Signal Processing,* vol. 36, no. 5, pp. 2125-2153, 2017/05/01 2017, doi: 10.1007/s00034-016-0406-4.
- [8] S. Luschas, R. Schreier, and H.-S. Lee, "Radio frequency digital-to-analog converter," *IEEE Journal of Solid-State Circuits,* vol. 39, no. 9, pp. 1462-1467 0018-9200, 2004.
- [9] A. Jerng and C. G. Sodini, "A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters," in I*EEE Journal of Solid-State Circuits*, vol. 42, no. 8, pp. 1710-1722, Aug. 2007, doi: 10.1109/JSSC.2007.900255.

Journal of Southern Communication Engineering, Vol. 14/ No.54/Winter 2025

- [10] M. S. Alavi, G. Voicu, R. B. Staszewski, L. C. N. de Vreede and J. R. Long, "A 2×13-bit all-digital I/Q RF-DAC in 65-nm CMOS," *IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Seattle, WA, USA, 2013, pp. 167-170, doi: 10.1109/RFIC.2013.6569551.
- [11] P. E. Paro Filho, M. Ingels, P. Wambacq and J. Craninckx, "9.3 A transmitter with 10b 128MS/S incremental-charge-based DAC achieving −155dBc/Hz out-of-band noise," *IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, San Francisco, CA, USA, 2015, pp. 1-3, doi: 10.1109/ISSCC.2015.7062977.
- [12] A. Mahmoudi, P. Torkzadeh, and M. Dousti, "A 5-bit 1.8 GS/s ADC-based receiver with two-tap low-overhead embedded DFE in 130-nm CMOS," *AEU - International Journal of Electronics and Communications,* vol. 89, pp. 6-14, 2018, doi: [doi:](https://doi.org/10.1016/j.aeue.2018.03.005) [10.1016/j.aeue.2018.03.005.](https://doi.org/10.1016/j.aeue.2018.03.005)
- [13] A. Pozsgay, T. Zounes, R. Hossain, M. Boulemnakher, V. Knopik and S. Grange, "A Fully Digital 65nm CMOS Transmitter for the 2.4-to-2.7GHz WiFi/WiMAX Bands using 5.4GHz ΔΣ RF DACs," *IEEE International Solid-State Circuits Conference - Digest of Technical Papers,* San Francisco, CA, USA, 2008, pp. 360-619, doi: 10.1109/ISSCC.2008.4523206.
- [14] D. Li, C. Fei, and Q. Zhang, "Analysis and Design of Low-Complexity Stochastic DEM Encoder for Reduced-Distortion Multi-bit DAC in Sigma-Delta Modulators," *Circuits, Systems, and Signal Processing,* vol. 40, no. 1, pp. 296-310, 2021, doi: 10.1007/s00034-020-01470-2.
- [15] S. Balasubramanian *et al.*, "Systematic Analysis of Interleaved Digital-to-Analog Converters," *IEEE Transactions on Circuits and Systems II: Express Briefs,* vol. 58, no. 12, pp. 882-886, 2011, doi: 10.1109/TCSII.2011.2172526.
- [16] S. Uenohara and K. Aihara, "A Trainable Synapse Circuit Using a Time-Domain Digital-to-Analog Converter," *Circuits, Systems, and Signal Processing,* vol. 42, no. 3, pp. 1312-1326, 2023, doi: 10.1007/s00034-022-02168-3.
- [17] A. Bhide and A. Alvandpour, "An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOS," *IEEE Journal of Solid-State Circuits,* vol. 50, no. 10, pp. 2306-2318, 2015, doi: 10.1109/JSSC.2015.2460375.
- [18] J. J. McCue *et al.*, "A Time-Interleaved Multimode Delta-Sigma RF-DAC for Direct Digital-to-RF Synthesis," *IEEE Journal of Solid-State Circuits,* vol. 51, no. 5, pp. 1109-1124, 2016, doi: 10.1109/JSSC.2016.2521903.
- [19] J. Pham and A. C. Carusone, "A Time-Interleaved ΔΣ-DAC Architecture Clocked at the Nyquist Rate," *IEEE Transactions on Circuits and Systems II: Express Briefs,* vol. 55, no. 9, pp. 858-862, 2008, doi: 10.1109/TCSII.2008.923426.
- [20] C. Schmidt, C. Kottke, V. H. Tanzil, R. Freund, V. Jungnickel, and F. Gerfers, "Digital-to-Analog Converters Using Frequency Interleaving: Mathematical Framework and Experimental Verification," *Circuits, Systems, and Signal Processing,* vol. 37, no. 11, pp. 4929-4954, 2018, doi: 10.1007/s00034-018-0791-y.
- [21] D. Jiang, L. Qi, S. W. Sin, F. Maloberti, and R. P. Martins, "A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation," *IEEE Journal of Solid-State Circuits,* vol. 56, no. 8, pp. 2375-2387, 2021, doi: 10.1109/JSSC.2021.3060859.
- [22] V. O'Brien, A. G. Scanlan, and B. Mullane, "A Reduced Hardware ISI and Mismatch Shaping DEM Decoder," *Circuits System and Signal Processing,* vol. 37, no. 6, pp. 2299-2317, 2018, doi: 10.1007/s00034-017-0681-8.
- [23] S. Su, T. Tsai, P. K. Sharma, and M. S. Chen, "A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band," *IEEE Journal of Solid-State Circuits,* vol. 50, no. 4, pp. 896-907, 2015, doi: 10.1109/JSSC.2014.2385752.
- [24] A. Khakpour and G. Karimian, "An Oversampling-Based Fast Convergent Blind Technique for Gain Mismatch and Timing Skew Error Correction in Time-Interleaved ADCs," *Circuits, Systems, and Signal Processing,* vol. 42, no. 4, pp. 2416-2432, 2023, doi: 10.1007/s00034-022-02228-8.
- [25] O. Eng Hwee, J. Kneckt, O. Alanen, Z. Chang, T. Huovinen, and T. Nihtilä, "IEEE 802.11ac: Enhancements for very high throughput WLANs," in *IEEE 22nd International Symposium on Personal, Indoor and Mobile Radio Communications*, 11- 14 Sept. 2011 2011, pp. 849-853, doi: 10.1109/PIMRC.2011.6140087.
- [26] *High Rate 60 GHz PHY*, E.-. MAC and PALs, Dec. 2010.
- [27] *Wireless HD Specification V1.1 Overview*, W. H. S. V. Overview, 2010.
- [28] Y. Huo, X. Dong and W. Xu, "5G Cellular User Equipment: From Theory to Practical Hardware Design," in IEEE Access, vol. 5, pp. 13992-14010, 2017, doi: 10.1109/ACCESS.2017.2727550.
- [29] H. A. Ameen *et al.*, "A 28 GHz four-channel phased-array transceiver in 65-nm CMOS technology for 5G applications," *AEU-International Journal of Electronics and Communications,* vol. 98, pp. 19-28, 2019, doi: 10.1016/j.aeue.2018.10.008.

A. Roshanpanah, P. Torkzadeh, Kh. Hajsadeghi, and M. Dousti: Design and Implementation of …

Appendix

Parameter	Value	Parameter	Value	
Sampling frequency (Fs)	4 GHz	LP filter order	\overline{c}	
Bandwidth (BW)	20 MHz	BP filter order	4	
Oversampling rate (OSR)	100	HP filter order	2	
Number of input bits	16	Internal quantizer bits	4	
Interleaving channel number	$\overline{4}$	SFDR (Fs)	>100 dB	
SNDR (Fs)	>100 dB			

Table 1: Final specifications of the selected system.

Table 2: SNDR values in dB for DCEs at 1% and 2% before and after compensation.

Table 3: Comparison of used second-order TI-DSM in ideal case and after compensation.

	No compensation (Ideal)	Compensation methods		
Logic utilization		First-order FIR filter	Second-order FIR filter	
Number of Slice Registration	76	88	92	
Number of Slice LUTs	333	385	196	
Number of fully used LUT-FF pairs	72	79	82 25 2 6	
Number of bonded IOBs	24	25		
Number of BUFG/BUFGCTRLs	2	2		
Number of TIDSM output bits	4	5		

Table(4): Simulation results of SNDR for different DAC error percentages with and without DWA compensation.

			DAC Cells Mismatch		
Modulator mode	Ideal TI-DSM	Compensation methods	1%	2%	3%
		No compensation	53.52	39.99	36.36
		First-order SDEM	99.85	90.32	86.89
Low-pass	106.10	Second-order SDEM	104.07	103.50	102.21
		No compensation	76.65	47.11	43.49
		First-order SDEM	94.03	79.35	75.38
Band-pass	105.65				
		Second-order SDEM	95.63	103.25	100.98
		No compensation	54.15	49.57	45.96
		First-order SDEM	85.23	74.61	71.08
High-pass	104.95	Second-order SDEM	89.60	101.68	99.75

Table 5: SNDR values for 1%, 2%, and 3% DAC cell mismatch errors and compensation by first and second-order SDEM.

Declaration of Competing Interest: Authors do not have conflict of interest. The content of the paper is approved by the authors.

Publisher's Note: All content expressed in this article is solely that of the authors, and does not necessarily reflect the views of their affiliated organizations or the publisher, editors, and reviewers. Any content or product that may be reviewed and evaluated in this article is not guaranteed or endorsed by the publisher.

Author Contributions: All authors reviewed the manuscript.

Open Access: Journal of Southern Communication Engineering is an open access journal. All papers are immediately available to read and reuse upon publication.

COPYRIGHTS

©2025 by the authors. Published by the Islamic Azad University Bushehr Branch. This article is an openaccess article distributed under the terms and conditions of the Creative Commons Attribution 4.0 International (CC BY 4.0) <https://creativecommons.org/licenses/by/4.0>

