

(Research paper)

## 30 GHz Bandwidth 0.18 $\mu$ m-CMOS Cascaded Differential Distributed Amplifiers

**Massomeh Ghaleh Agha Babaei, Majid Babaeinik<sup>\*1</sup>**

*Department of Electrical Engineering, Semnan Branch, Islamic Azad University Semnan, Iran*

*babaei.masi@gmail.com, m.babaeinik@semnaniau.ac.ir*

### Article Info

#### Article History:

Received

Revised

Accepted

#### Keywords:

Cascaded, Differential Distributed, Amplifiers, pseudo-differential topology

\*Corresponding Author's Email Address:  
m.babaeinik@semnaniau.ac.ir

### Abstract

One of the most important things in designing modern telecommunication systems is the need to increase data transfer speeds. Increasing the transmission speed requires a wider bandwidth and work in a higher frequency range, and this has led to more attention to broadband circuits. For applications with a bit rate of 40 Gb/s, the bandwidth required for the amplifier is 28GHz. For this purpose, in this paper, 30GHz broadband amplifiers are designed. In this paper, 5 amplifiers with distributed cascade pseudo-differential topology with cascade classes of 2 to 6 stages in which there is only one gain cell in each floor are designed. The proposed circuits were implemented in RF\_CMOS 0.18  $\mu$ m technology and simulated in ADS software. The compromise of the parameters is in favor of the 4-stage amplifier. In this amplifier, the voltage gain in the 30GHz bandwidth is 25dB, while other scattering parameters are below 10dB. Power consumption is 162mW and chip area is 0.74mm<sup>2</sup> and noise figure is 5dB, which are good results compared to other designs.

### Introduction

With the increasing demand for the capacity of optical telecommunication systems, the demand for sending data has increased from 10Gb/s (for PDH transmission systems) to 40Gb/s (SDH transmission systems) and even higher than 100 Gb/s. In urban communication, the data rate of 40 Gb/s (SDH systems) is used, which depending on the type of modulation that is done on the line, the number of different channels can be defined. [1]

It is shown that the optimal bandwidth for the transmission impedance amplifier is approximately 0.7 times the bit rate of the system. Therefore, for SONET OC-768 applications with a bit rate of 40 Gb/s, the bandwidth required for the amplifier is 28GHz. [2]

Therefore, an amplifier with a bandwidth of 30GHz is used as a broadband amplifier in the receiver of an optical transmission system.

The methods and designs that are used in the design

of broadband amplifiers are as follows: compensator matching method, active matching method, feedback amplifier, TIS/TAS amplifier, balanced amplifier and Distributed Amplifier (DA). Table 1 shows a comparison of broadband amplifiers. As can be seen, the distributed amplifier has major advantages such as high bandwidth, compared to other broadband amplifiers, while optimally maintaining other parameters of the broadband amplifier.

<sup>1</sup>Corresponding author: Majid Babaeinik, m.babaeinik@semnaniau.ac.ir

Table1: comparison of wideband amplifier approach

Topology	BW	Gain	Impedance matching	Stability	Noise	Output Power	Power consumption	Area
Resistive matching	Mode rate	Low	Tradeoff with gain and noise	Very High	High	limited by the output resistance	Moderate	Very compact
Active matching	High	High	Good	can be critical in non-differential circuits and feedback	Low	Limited	High	compact
TIS-TAS	High	Moderate	Good	Good	Moderate	Moderate	Moderate	Very compact
Balance amplifier	Mode rate	Low due to losses of couplers	Good - depending on the coupler bandwidth	Good	Relatively low	Good	Moderate	Large
Distributed amplifier	Very High	Low but can be cascaded	Good	High	Relatively low	Good	Very High	Very large

Due to the advantages of distributed amplifiers, they can be used as broadband amplifiers for the mentioned purposes.

### I. Distributed amplifiers (DA)

Reducing the effect of transistor capacitors on T-shaped lines is a major goal of DA amplifiers in order to increase amplifier bandwidth. Figure 1 shows the arrangement of a DA amplifier with artificial lines, which is the most common type.




Figure 1: Schematics of DA amplifier with artificial lines

The values  $Z_{od}$  and  $Z_{og}$  are the characteristic

impedance of the drain and gate lines, respectively. To obtain the impedance matching, these impedance characteristics are obtained as follows:

$$Z_{od} = \sqrt{\frac{L_d}{C_d + \frac{C_{ds}}{l_d}}} ; \quad Z_{og} = \sqrt{\frac{L_g}{C_g + \frac{C_{gs}}{l_g}}}$$

The power gain is obtained as follows:

$$G_p = \frac{1}{4} n^2 g_m^2 R_{og} R_{od} e^{-2n\alpha_g(\omega)} \frac{1}{1 - \left(\frac{\omega}{\omega_c}\right)^2}$$

Where  $\alpha_g$  is the line propagation coefficient,  $\omega_c$  is the cutoff frequency and  $Z_{it}$  is the line image impedance. In this case, artificial transmission line is lossless and the gain and cut-off frequency can be obtained as:

$$|A_v| = \frac{1}{2} n g_m Z_{od}$$

$$f_c = \frac{1}{\pi \sqrt{l_g C_g}} = \frac{1}{\pi \sqrt{l_d C_d}} = \frac{1}{\pi Z_0 C_0}$$

Many studies have been done on distributed amplifiers, some of which are categorized in the table 2, [3-16].

Table2: comparison of distributed amplifier topology

Method	Advantage	Disadvantage
Increasing gain	Increase gain	Increase power consumption and reduce bandwidth
Cascode	Increase bandwidth	It is often considered as part of the design to improve performance
Cascade	Increase gain	Increase power consumption
Matrix DA	Increase gain	Increase power consumption and increase circuit dimensions
CMSDA	Increase gain and bandwidth	Increase power consumption and increase circuit dimensions
HPDA	EMC less than the LP structure	Lack of high bandwidth
DA based on	Achieve lower impedances	Reduction of bandwidth

integrated transformer	at input and output	by transformer inductors
DDA	Improve bandwidth performance	Increase chip area and power consumption
DDA with active balloon	Provides the conditions for using the DDA topology	Increase power consumption and reduce bandwidth
PDDA	increasing bandwidth	Low voltage gain
DA with Darlington	Improved bandwidth	Low voltage gain
Tapered DA	Gradual decrease in impedance	Output matching
DA with negative resistance	Compensation for the effect of series resistors at high frequencies	Increase power consumption and increase chip level
DA with negative capacitance	increasing bandwidth	Increase power consumption and increase chip level





Figure 2: Schematics of PDDA, and small signal circuit of PDA

The voltage gain of PDA is given by [4].

$$\frac{V_o}{V_i} \approx \frac{g_{m2}(g_{m1} + SC_{gs1})}{\left[\frac{1}{r_{d1}} + S(C_{gs1} + C_{gs2}) + \frac{1}{r_{d2}} + g_{m1}\right]} (r_{d2} \parallel Z_D)$$

If  $g_{m1} = g_{m2} = g_m ; r_{d2} \gg Z_D$  and  $\frac{1}{r_{d1}} + \frac{1}{r_{d2}} \ll$

$g_{m1}$

Then

$$A_V(0) \approx g_m \cdot Z_D$$

The S parameter for pseudo differential amplifier is given by

$$[S]_{PDA} = \begin{bmatrix} 1 & 0 \\ \frac{2g_{m1}g_{m2}}{g_{m1} + g_{m2}} & 1 \end{bmatrix}$$

For cascaded pseudo distributed differential amplifier (CPDDA), which consist of m cascaded PDDA with n stages, the voltage gain is obtained as [5]:

$$|A_{V(0)}|_{cascade} = \left(\frac{1}{2} n g_m R_{od}\right)^m$$




Figure3: cascaded pseudo distributed differential amplifier (m- Stages)

### Circuit Design

Differential amplifier, due to its advantages, can provide suitable performance parameters for the amplifier, including bandwidth gain performance. In general, the advantages of differential amplifier are as follows: high voltage gain, differential input, good bias stability, suitable parameters for placement inside the chip, low noise, DC amplifier, and appropriate bandwidth. So differential amplifiers can be a good choice for gain cells in distributed amplifiers

Figure 2 shows the design of DA amplifier structure with pseudo differential amplifier. In this circuit, the m1 and m2 are differential pair and m3 is a current source for biasing transistors m1 and m2. This amplifier has been designed and simulated in TSMC 0.18- $\mu$ m RF-CMOS technology

In our proposed circuit as shown in Figure 3, each DA

consists of only one amplifier cell, so  $n = 1$ . But the numbers of  $m$  distributed amplifiers are cascaded.

$$|A_{v(0)}|_{cascade} = \left(\frac{1}{2} g_m R_{od}\right)^m$$

In this paper, circuits with  $m = 2$  to  $m = 6$  are designed and simulated.

### Simulation

The 5 CPDDA with 2 to 6 cascaded PDDA are designed in CMOS technology and simulated by ADS software in TSMC-0.18 $\mu\text{m}$ -RF design kit. Figure 4 shows CPDDA (2- Stages cascade) in TSMC\_RF\_CMOS 0.18 $\mu\text{m}$ . Other amplifiers have the same parameters and only the number of cascaded stages is different.




Figure 4: CPDDA (2- Stages cascade) in TSMC\_RF\_CMOS 0.18 $\mu\text{m}$

## Future Generation of Communication and Internet of Things (FGCIOT)

Journal homepage: <http://fgciot.semnaniau.ac.ir/>

The results of all 5 CPDDA are investigated and compared. As can be seen in this amplifier S21 is differing from 12dB to 38dB with 30GHz bandwidth for 2 to 6 cascaded stages. The frequency response is flat in the number of cascade stages 2 to 4, but when the cascade stages are greater than 4, the frequency response will not be flat.




Figure 5: S21 for CPDDA (2 to 6 Stages cascade)

The results of other scattering parameters of this amplifier are shown in Figure 6. However, all amplifiers have acceptable results, but the 4 to 6 cascade amplifiers have better scattering parameters than 2 and 3 cascade amplifiers.





Figure 6: S11, S12, and S21 for CPDDA (2 to 6 Stages cascade)

Stability factor and Noise figure for CPDDA (2 to 6 Stages cascade) are shown in figure 7. All amplifiers are stable and have a similar noise figure of 5dB.




Figure 7: Stability factor and Noise figure for CPDDA (2 to 6 Stages cascade)

Table3: Performance of the last reported DAs and this work

Refere nces	Ga in (d B)	B W (G Hz)	S1 (d B)	S2 (d B)	N F (d B)	Pd c (m W)	Ar ea (m m 2)	Techno logy
[4]	6.4	0- 40	<- 16	<- 12	4. 2	11 5	0.2 7	0.18 μm CMOS
[5]	10	0- 40	<- 12	<- 10	4. 6	23 0	0.5 8	0.18 μm CMOS
[6]	29. 4	7.5	<- 8	<- 10	2. 9	61 3	-	0.13 μm CMOS
[9]	10. 7	36. 4	<- 10	<- 4. 6	3. 8	28. 8	0.6 7	90 nm CMOS
[10]	14	3- 10	<- 18	<- 18	1. 9	26 5	-	0.13 μm CMOS
[11]	24	33	<- 10	<- 10	6. 5- 7. 5	23 8	0.8 3	0.18 μm CMOS
[12]	25	1.5 - 35. 5	<- 10	<- 10	6. 5- 8	17 6	0.8 6	0.18 μm CMOS
[13]	10. 5	0- 10. 5	-	-	3. 2	29	-	0.18 μm CMOS
[14]	17. 1	1.5 - 8.2	<- 11	<- 10 .1	3. 5 2	46. 85	-	0.18 μm CMOS
This work- 2Stage	12	1- 31	<- 8	<- 8	5	81	0.3 7	0.18 μm CMOS
This work- 3Stage	19	1- 31	<- 10	<- 8	5	12 2	0.5 6	0.18 μm CMOS
This work- 4Stage	25	1- 31	<- 10	<- 10	5	16 2	0.7 4	0.18 μm CMOS
This work- 5Stage	30	1- 31	<- 10	<- 10	5	20 3	0.9 6	0.18 μm CMOS
This work- 6Stage	38	1-31	<-10	<-10	5	244	1.13	0.18 μm CMOS

The comparison results of this design with other designs presented in other articles are summarized in the table 3. With the results obtained from this table, it can be seen that the proposed 4-cascaded amplifier has a good and optimum performance.

**Conclusion**

In this paper, distributed amplifiers were introduced

as broadband amplifiers. Distributed pseudo-differential cascade amplifier was introduced and various designs for high bandwidth and high gain were presented and simulated.

The 5 CPDDA with 2 to 6 cascaded stages were designed and simulated by ADS software in TSMC-0.18μm-RF design kit and the results were reviewed and compared. All amplifiers were stable and had a bandwidth of 30GHz and had acceptable parameters S11, S12, S22. Increasing the number of cascade stages of amplifiers leads to an increase in voltage gain but also increases power consumption and chip area. An optimal choice is a CPPDA with 4 cascading stages. In this amplifier, the parameters S11 and S22 are less than -10dB. The noise figure is 5, the power consumption is 162mW and the chip area is 0.74mm<sup>2</sup>.

**References**

- 1-D. M. A. K. a. Y. T. Oleg Bondarev, "A line of 4 - 40 GHz GaAs Low Noise Medium," 2018 11th German Microwave Conference (GeMiC), (2018).
- 2-M. Jinno, "Elastic Optical Networking: Roles and Benefits," Journal of Lightwave Technology, vol. 35, no. 5, pp. 1116-1124, (2017).
- 3- a. M. I. E. Kambiz K. Moez, "CMOS Distributed Amplifiers: An Integrated Solution for Broadband Optical and Wireless Communication Applications," in Second IFIP International Conference on Wireless and Optical Communications Networks, Dubai, 2005.
- 4-M. Babaeinik, M. Dousti, M.B. Tavakoli, A High Bandwidth (DC-40 GHz) Pseudo Differential Distributed Amplifier in 0.18-μm RF CMOS. Journal of Circuits, Systems, and Computers. 26, 1750191 (2017)
- 5- M. Babaeinik, M. Dousti, M.B. Tavakoli, Analysis and Design of High Gain-Bandwidth CMOS Distributed Amplifier Utilizing a Cascaded Pseudo Differential Distributed Amplifier, Journal of Circuits, Systems, and Computers. 30, 2150005, (2021)
- 5-M. Zakerhaghighi, A. Hakimi, A Novel Topology of Variable Gain Distributed Amplifier in 0.13μm CMOS Technology for UWB Applications. Journal of Microelectronics, Electronic Components and Materials 44, 75-83 (2014).
- 7- G. T. C. C. D. Fritsche, "A Trimmable Cascaded Distributed Amplifier With 1.6 THz Gain-Bandwidth Product," IEEE Transaction on Terahertz Science and Technology, vol. 5, no. 6, p. 3, (2015).
- 3-K. Kawahara, Y. Umeda, K. Takano, Design of an Area-Efficient Differential Distributed Amplifier Based on the Theory of Differential Transmission Lines, 2021 IEEE International Symposium on Circuits and Systems (ISCAS), (2021).
- 3-K. Mæland, K. Gjertsen Kjølgaard, T. Sverre Lande, CMOS distributed amplifiers for UWB radar. Paper presented at the Circuits and Systems (ISCAS), IEEE International Symposium on Lisbon, Portugal (2015).
- 10-G. Piccinni, C. Talarico, paper presented at the Synthesis, Modeling, Analysis and Simulation Methods and

- Applications to Circuit Design (SMACD), 2016 13th International Conference on Lisbon, Portugal, (2016).
- 11-J. Chih Kao, P. Chen, P.C. Huang, H. Wang, A Novel Distributed Amplifier with High Gain, Low Noise, and High Output Power in 0.18- $\mu\text{m}$  CMOS Technology. IEEE Transactions on Microwave Theory and Techniques 61, 1533-1524 (2013).
- 12-Huang, T.-Y., Y.-H. Lin, J.-H Cheng, J.-C. Kao, T.-W. Huang, and H. Wang, A High-Gain Low-Noise Distributed Amplifier with Low DC Power in 0.18- $\mu\text{m}$  CMOS for Vital Sign Detection Radar, in Microwave Symposium (IMS), IEEE MTT-S International (2015).
- 13-J.-F. Chang, Y.-S. Lin, DC ~ 10.5 GHz complimentary metal oxide semiconductor distributed amplifier with RC gate terminal network for ultra-wideband pulse radio systems. Microwaves, Antennas & Propagation, IET 6, 127 (2012).
- 14-J.-F. Chang, Y.-S. Lin, A High-Performance Distributed Amplifier Using Multiple Noise Suppression Techniques. IEEE Microwave and Wireless Components Letters, 21, 495 (2011)
- 15- C.Min Hsu; Y. Wang; H. Wang, A 14-91 GHz Distributed Amplifier in 65-nm CMOS, 2020 IEEE Asia-Pacific Microwave Conference (APMC), (2020)
- 16- Shailesh, G.Srivastava , S. Kumar, A State-of-the Art Review on Distributed Amplifiers, Wireless Personal Communications volume 117, 1471–1525 (2021)