



Islamic Azad University



## Research Paper

# Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology

Zahra Rohani<sup>1</sup>, Azadeh Alsadat Emrani Zarandi<sup>\*2</sup>

<sup>1</sup>Computer Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran

<sup>2</sup>Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran

**Received:** 11 Nov. 2022

**Revised:** 24 Dec. 2022

**Accepted:** 10 Jan. 2023

**Published:** 15 Mar. 2023

Use your device to scan  
and read the article online



**Keywords:**

**GNRFET, Multiplier,  
MVL circuit, PDP,  
Ternary logic.**

**Abstract:**

This paper presents a novel design of a ternary multiplier based on graphene nanoribbon field-effect transistor (GNRFET). GNRFET, as a new material with superior physical and electronic properties, can be a good choice instead of conventional devices such as metal-oxide-semiconductor field-effect transistor (MOSFET) and CNTFET. Moreover, multiple-valued logic (MVL) can help to reduce area and decrease the computational step compared with binary logic. We proposed a ternary multiplier with the resistors to produce ternary logic. The proposed multiplier performances are analyzed by evaluating the delay, power, and power-delay product (PDP), with 15 nm process technologies based on GNRFET. The simulation results with HSPICE demonstrate that the proposed design framework outperforms state-of-the-art designs in circuit parameters.

**Citation:** Zahra Rohani, Azadeh Alsadat Emrani Zarandi. Designing a Novel high speed ternary-logic multiplier using GNRFET Technology. **Journal of Optoelectrical Nanostructures**. 2023; 8 (1): 1- 12. DOI: [10.30495/JOPN.2023.30027.1260](https://doi.org/10.30495/JOPN.2023.30027.1260)

**\*Corresponding author:** Azadeh Alsadat Emrani Zarandi

**Address:** Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran **Tell:** 00989131955020

**Email:** [azemrany@gmail.com](mailto:azemrany@gmail.com)

### 1. INTRODUCTION

Increasing the number of transistors on-chip led to some problems on a semiconductor field-effect transistor (MOSFET). Short channel effect, high power density, and increasing gate leakage are some of these challenges [1-3]. Scientists investigate new materials to solve these problems such as quantum cellular automata (QCA) [4], carbon nanotube field-effect transistor (CNTFET) [5], and graphene nanotube ribbon field-effect transistor (GNRFET). Many research and circuit designs have been done on CNTFET while a few researchers accomplished based on GNRFET.

GNRFET has remarkable properties rather than conventional CMOS. i.e. less short channel effect, larger Ion/I off ratio, larger transconductance [6]. GNRFET introduces as the candidate material for MVL circuit design [7]. Graphene consists of a single layer of atoms arranged in a two-dimensional honey club lattice as an allotrope of carbon. Graphene suffers from a lack of bandgap [8]. There are some ways to open the bandgap in Graphene. One of them is changing [9] to a nanoribbon shape. Graphene nanoribbon has enough bandgap to be used in the transistor. Graphene nanoribbon field-effect transistors with their excellent physical and electronic properties are a suitable replacement for MOSFET and CNTFET.

MVL circuit design is an interesting field for researchers [10-12]. The MVL-based designed circuit has great features including fewer computational steps, interconnections, and less chip area and power consumption. The MVL structures can be used in distinct applications such as decision systems, robotic, and process control [13].

A multiplier is an arithmetic circuit used in distinct computations. The focus of this paper is to implement a high-speed multiplier using GNRFET and compare it with the exiting multiplier, based on circuit parameters including delay, power consumption, and PDP. First of all, we want to investigate some GNRFET based structures. The ternary-based adder structure using GNRFET is proposed in [14]. The length of GNRFET is 15 nm. The simulation results showed that using GNRFET leads to a significantly power-delay product (PDP) reduction ompared with CNTFET. Moreover, the researcher designed a quaternary inverter based on GNRFET which has a good performance [15].

In the reminder of the paper, GNRFET is reviewed in more detail in Section 2. The new proposed design of multiplier based on GNRFET in ternary logic is explained in section 3. Section 4 consists of the extensive simulation results and finally, the paper is concluded in section 5.


## 2. Graphene Nano Ribbon Field-Effect Transistors

G NRFET is the best material to replace with silicon-based transistors. Graphene and silicon have the same processing methods. The edge of GNR determines GNR type. The graphene nanoribbon is divided into zigzag-edge (ZG NR) and armchair-edge (AG NR) [16]. The structure of AG NR and zigzag carbon nanotube is the same. AG NR has semiconductor behavior and ZG NR depicts metallic behavior. The armchair-edge graphene nanoribbon is a suitable material for designing MVL circuits [17].

The effective parameter for MVL circuit design is the bandgap which is inversely related to the width of G NRFET. The width of a GNR ( $W_{ch}$ ) is obtained as following [18]

$$W_{ch} = (N + 1)\sqrt{3}\frac{d_{cc}}{2} \quad (1)$$

Where  $N$  is the dimer lines number. The length of the carbon-carbon bond is  $d_{cc} = 0.144$ . Fig. 1 display the structure of the six-ribbon G NRFET.



**Fig1.** Structure of six-ribbon G NRFET [10]

The parameters of the G NRFET [19] their descriptions, and values are shown in Table I.

**Table I**  
**The GNFET parameters**

Device parameter	Description	Default value
L	Physical channel length	15nm
Tox	The thickness of the top gate dielectric material (planer gate)	0.95nm
2Wsp	The spacing between the edges of two adjacent GNRs within the same device	2 nm
NRib	The number of GNRs in the device	6
P	The edge roughness percentage of the device	0
Dop	Source and drain reservoirs doping fraction	0.001
Tox2	Oxide thickness between channel and substrate/bottom gate	20nm
Gates_tied	Whether gate or sub hold the same voltage	0

### 3. The proposed design

There is a total of  $2^2=4$  functions in binary logic whereas there is  $3^3=27$  functions in ternary logic. More computation can be implemented in smaller area using Ternary logic rather than binary logic. Ternary logic has 3 voltage levels including 0,  $1/2 V_{DD}$ ,  $V_{DD}$ , as it can be seen in Table II [20]. The truth table of the ternary multiplier are shown in Table III. If  $A=2$ ,  $B=2$ , Carry is 1 else carry is =0. If  $A$  or  $B= 0$ , the product is 0 and if  $A$  and  $B$  are 1 or 2, the result is 1. If  $A=1$  and  $B=2$  or  $A=2$  and  $B=1$ , the product is 2.


Table II

LOGIC SYMBOLS	
Logic value	Voltage value
0	0
1	$1/2 V_{DD}$
2	$V_{DD}$


Table III  
The truth table of ternary multiplier

A	B	Product	Carry
0	0	0	0
0	1	0	0
0	2	0	0
1	0	0	0
1	1	1	0
1	2	2	0
2	0	0	0
2	1	2	0
2	2	1	1

The proposed ternary multiplier circuit based on GNR-FETs is shown in Fig.2. As it can be seen in this figure, part *a* represents the required structure for production, and part *b* is the Carry output. There are two resistors that VDD voltage is divided into 3 parts, 0, 0.45, 0.9V. If A=0 or B=0, T1 or T2 are on and the product becomes 0. On the other hand, If A=B=1 or A=B=2, Part D or F of Fig 2 become on and the result of the product is one. The amount of the Carry is 1 when A and B are 2, otherwise, the carry is 0.







**Fig 3.** Transient response of multiplier design


High-speed multipliers are critical for many digital filtering applications. one of the most important circuits in digital systems with high-performance is high-speed multiplication.

To achieve the highest possible speed, array multipliers, rather than conventional sequential add-and-shift multipliers, must be used. Our emphasis in this paper is on the speed to increase it as much as it is possible without facing unpredictable problems. The performances of the proposed multiplier are analyzed by evaluating the delay, power, and power-delay product (PDP) parameters, using 15 nm GNR-FET technologies. Extensive simulations are performed using the HSPICE synopsis. Results are shown in Table IV. The suggested design has the best delay and PDP compared with CNT-FET-based multipliers.

**Table IV.**  
**THE SIMULATION RESULT OF THEPROPOSED DESIGN AND COMPARISON**

	Power (uw)	Delay (e-12s)	PDP (e-16j)
Proposed design	4.32	15.36	0.66
Ref [20]	0.66	169	1.16
Ref [21]	4.16	42.3	1.75
Ref [22]	0.9598	95.195	0.913

For the analysis of the proposed design, PDP and temperature are investigated. As it can be seen in Fig4 PDP and Power do not change while increasing the temperature.



**Fig4:** a) Power as a function of temperature, b) PDP as a function of temperature.



#### 4. CONCLUSION

G NRFET with excellent physical and electrical characteristics can be a good choice for circuit design. GNR has a high conducting capacity. The bandgap of GNR is inversely related to its width. Two types of GNR are Armchair and Zigzag. Due to the semiconductor behavior of Armchair GNR, utilized in circuit design. In this paper, the multiplier is designed based on G NRFET and its performance is investigated based on different parameters for the first time. Transient responses confirm that our proposed design has a correct performance. Our proposed design was compared with the CNTFET multiplier design. The extensive simulation results represent that the multiplier based on the proposed design framework outperforms state-of-the-art designs in-circuit measurements. G NRFET can be a suitable material for MVL circuit design.

#### REFERENCES

- [1] Nayeri, M. and Nayeri, M. *A Novel Design of Penternary Inverter Gate Based on Carbon Nano Tube*. Journal of Optoelectrical Nanostructures. [Online]. 3(1) (2018, Jan.) 15-26. Available:[http://journals.miau.ac.ir/article\\_2820\\_d23dc6473b27ce7def07b1dec9d1f1fd.pdf](http://journals.miau.ac.ir/article_2820_d23dc6473b27ce7def07b1dec9d1f1fd.pdf)
- [2] Talati Khoei, O., Hosseini, R. *Device and Circuit Performance Simulation of a New Nano- Scaled Side Contacted Field Effect Diode Structur*. Journal of Optoelectrical Nanostructures. [Online]. 4(3) (2019, Aug.)17-32. Available:[http://jopn.marvdasht.iau.ir/article\\_3617\\_80af6300055af6b7b98e8893aa3b8ba2.pdf](http://jopn.marvdasht.iau.ir/article_3617_80af6300055af6b7b98e8893aa3b8ba2.pdf)
- [3] Ahangari, Z. *Switching Performance of Nanotube Core-Shell Heterojunction Electrically Doped Junctionless Tunnel Field Effect Transistor*. Journal of Optoelectrical Nanostructures. [Online]. 5(2) (2020, May) 1-12. Available:[http://jopn.marvdasht.iau.ir/article\\_4221.html](http://jopn.marvdasht.iau.ir/article_4221.html)
- [4] Riki, S., Serajeh Hassani, F. *A Robust Single Layer QCA Decoder Using a Novel Fault-Tolerant Three-Input Majority Gate*. Journal of Optoelectrical Nanostructures. [Online]. 7(3) (2022, Aug.) 23-45. Available:[http://jopn.marvdasht.iau.ir/article\\_5336.html](http://jopn.marvdasht.iau.ir/article_5336.html)

- [5] Talati Khoei, O. and Hosseini, R. *Device and Circuit Performance Simulation of a New Nano-Scaled Side Contacted Field Effect Diode Structure*. Journal of Optoelectrical Nanostructures. [Online]. 4(3) (2019, Aug) 17-32. Available: [http://jopn.marvdasht.iau.ir/article\\_3617\\_80af6300055af6b7b98e8893aa3b8ba2.pdf](http://jopn.marvdasht.iau.ir/article_3617_80af6300055af6b7b98e8893aa3b8ba2.pdf)
- [6] Lone, S., Bhardwaj, A., Pandit, A.K., Gupta, S. and Mahajan, S. *A Review of Graphene Nanoribbon Field-Effect Transistor Structures*. Journal of Electronic Materials. [Online]. 50(6) (2021, Jun) 1-18. Available: <https://link.springer.com/article/10.1007/s11664-021-08859-y>
- [7] Patel, P.K., Malik, M. and Gupta, T.K. *An ultra-low-power and high-performance SRAM cell design based on GNRFETs*. International Journal of Electronics Letters. [Online]. 9(4) (2020, Oct) 1-11. Available: <https://www.tandfonline.com/doi/abs/10.1080/21681724.2020.1794048>
- [8] Farjadian, F., Abbaspour, S., Sadatlu, M.A.A., Mirkiani, S., Ghasemi, A., Hoseini-Ghahfarokhi, M., Mozaffari, N., Karimi, M. and Hamblin, M.R. *Recent developments in graphene and graphene oxide: Properties, synthesis, and modifications: A review*. Chemistry Select. [Online]. 5(33) (2020, Sep) 10200-10219. Available: <https://chemistryeurope.onlinelibrary.wiley.com/doi/abs/10.1002/slct.202002501>
- [9] Adesina, N.O., Srivastava, A. and Khan, M.A.U. *Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design*. In 2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC). [Online]. (2021, Jan) (0591-0595) Available: <https://ieeexplore.ieee.org/abstract/document/9376125/>
- [10] Jamuna, S. *A Brief Review on Multiple-Valued Logic-based Digital Circuits*. ICT with Intelligent Applications. [Online]. 248 (2022, Dec) 329-337. Available: [https://link.springer.com/chapter/10.1007/978-981-16-4177-0\\_34](https://link.springer.com/chapter/10.1007/978-981-16-4177-0_34)
- [11] Zahoor, F., Hussin, F.A., Khanday, F.A., Ahmad, M.R., Mohd Nawi, I., Ooi, C.Y. and Rokhani, F.Z. *Carbon nanotube field effect transistor (cntfet) and resistive random access memory (rram) based ternary combinational*

- logic circuits*. Electronics. [Online]. 10(1) (2021, Jan) 79. Available: <https://www.mdpi.com/2079-9292/10/1/79>
- [12] Jaber, R.A., Kassem, A., El-Hajj, A.M., El-Nimri, L.A. and Haidar, A.M. *High-performance and energy-efficient CNFET-based designs for ternary logic circuits*. IEEE Access. [Online]. 7 (2019, Jul) 93871-93886. Available: <https://ieeexplore.ieee.org/abstract/document/8759881>
- [13] Lin, S., Kim, Y.B. and Lombardi, F. *CNTFET-based design of ternary logic gates and arithmetic circuits*. IEEE transactions on nanotechnology. [Online]. 10(2) (2009, Nov) 217-225. Available: <https://ieeexplore.ieee.org/abstract/document/5340626>
- [14] Nayeri, M., Keshavarzian, P. and Nayeri, M. *Approach for MVL design based on armchair graphene nanoribbon field effect transistor and arithmetic circuits design*. Microelectronics Journal. [Online]. 92 (2019, Oct) 104599. Available: <https://www.sciencedirect.com/science/article/abs/pii/S0026269219303295>
- [15] Nayeri, M. and Keshavarzian, P. *A Novel Design of Quaternary Inverter Gate Based on GNRFET*. International Journal of Nanoscience and Nanotechnology. [Online]. 15(3) (2019, Aug) 211-217. Available: <https://iranjournals.nlai.ir/handle/123456789/80129>
- [16] Akbari Eshkalak, M. and Faez, R. *A Computational Study on the Performance of Graphene Nanoribbon Field Effect Transistor*. Journal of Optoelectrical Nanostructures. [Online]. 2(3) (2017, Aug) 1-12. Available: [http://journals.miau.ac.ir/article\\_2427\\_0484c266b60db59cf25f2311f7eb43b4.pdf](http://journals.miau.ac.ir/article_2427_0484c266b60db59cf25f2311f7eb43b4.pdf)
- [17] Madhuri, B.D. and Sunithamani, S. *Design of ternary logic gates and circuits using GNRFETs*. IET Circuits, Devices & Systems. [Online]. 14(7) (2020, Oct) 972-979. Available: <https://ieeexplore.ieee.org/iel7/4123966/9247321/09247342.pdf>
- [18] Radsar, T., Khalesi, H. and Ghods, V. *Graphene nanoribbon field effect transistors analysis and applications*. Superlattices and Microstructures. [Online]. (2021) 106869. Available: <https://www.sciencedirect.com/science/article/abs/pii/S0749603621000677>

- [19] Madhuri, B.D. and Sunithamani, S. *Design of ternary logic gates and circuits using G NRFETs*. IET Circuits, Devices & Systems. [Online]. 14(7) (2020) 972-979. Available: <https://ietresearch.onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cds.2019.0427>
- [20] Zarandi, A.D., Reshadinezhad, M.R. and Rubio, A. *A systematic method to design efficient ternary high performance CNTFET-based logic cells*. IEEE access. [Online]. 8 (2020) 58585-58593. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9044858>
- [21] Tabrizchi, S., Panahi, A., Sharifi, F., Mahmoodi, H. and A Badawy, A.H. *Energy-Efficient Ternary Multipliers Using CNT Transistors*. Electronics. [Online]. 9(4) (2020, Apr) 643. Available: <https://www.mdpi.com/2079-9292/9/4/643/pdf>
- [22] Sharma, T. and Kumre, L. *Design of low power multi-ternary digit multiplier in CNTFET technology*. Microprocessors and Microsystems. [Online]. 73(2020,Mar)102959. Available: <https://www.sciencedirect.com/science/article/abs/pii/S0141933119303229>