ISSN: 2251-9246 EISSN: 2345-6221



Evolutionary QCA Universal and Testable Gate

Reza Sabbaghi-Nadooshan

Electrical Engineering Department, Islamic Azad University Central Tehran Branch, Tehran, Iran

Abstract

Quantum-dot Cellular Automata (QCA) with properties such as high density and low power consumption is a promising technology for VLSI future. But high error rate is a disadvantage of this technology, hence it is necessary to design circuits with testability. In this paper a new universal and testable 3×3 gate is designed. This gate is a kind of intelligent systems; because the possible system error can be distinguished by the output values. This gate is designed in a way that it has always 2 ones and one zero in its outputs. When the gate works properly the majority of the outputs must be one and the logical AND operation of the outputs must be zero. Thus in the presence of any transient and permanent fault such as single missing cell the majority and AND of the outputs are not equal to those in fault free operation. Then the performance of this gate is compared with useful testable Fredkin gate and is shown that for implementing logic functions this gate has a better performance in terms of complexity and delay in comparison with Fredkin gate.

Keywords: QCA; Defect; Fault Tolerant; intelligent system; Testable gate Article history: Received 10-Dec-2020; Revised 07-Jan-2021; Accepted 15-Jan-2021. © 2020 IAUCTB-IJSEE Science. All rights reserved

1. Introduction

CMOS have some limitations to provide future nanotechnology requirements. Reducing feature size in CMOS transistors at nano scale will meet problems like power dissipation, lithographic problems and some other limitations. Ouantum dot cellular automata can eliminate these problems somewhat. In QCA, unlike CMOS, flow of electrons is not used to propagate binary information. Rather, binary values are shown by state of the polarizations and columbic interactions can propagate information. Therefore, power dissipation can be significantly [1-3]. reduced Despite these advantages, some problems must be solved to improve the performance of QCA. High error rate is one of the fundamental problems in QCA. So it is necessary to detect errors in the circuits. Some woks focus on testing QCA circuits. Deposition defects were analysed in QCA combinational circuits in [4], and single missing and additional cell defect was characterized for QCA devices such as majority voter, inverter, L-shaped wire, fan-out and cross wire. In [5] concurrently testable latches for QCA were designed by using Fredkin gate. Fredkin is a conservative gate in which the number of one's in the output and input are equal. So the parity in the inputs must be equal to the parity of the outputs. D latch, T latch, JK latch and SR latch by using Fredkin gate was designed and showed that any transient or permanent defect causes parity mismatch between inputs and outputs. A new conservative QCA gate was designed in [6] and showed that any transient and permanent fault can be detected by using conservative logic. Also it was shown that the designed gate has the better performance in implementing logic functions in comparison with Fredkin gate. In [7] reversible gates were used to design testable structures. 1-D array of reversible gates was proposed and testability of these structures was investigated under single faults. In [8] fault tolerant designs were proposed by using triple modular redundancy. Defect tolerance of QCA sequential devices was analysed in [9] and the effect of the single missing/additional cell defect on the behaviour of the SR flip-flop was investigated. QCA tile structures were proposed in [10] and the defect

ISSN: 2251-9246 EISSN: 2345-6221

tolerance of such structures were analysed. It was also shown that tile based QCA devices are less sensitive to deposition defects. In [11] a test generation frame work for OCA was proposed and it was shown that stuck at fault test set is not enough to detect all the defects, and additional test vectors are needed. As mentioned before, Fredkin gate is a testable gate that can implement logic functions. This gate is a parity-preserving gate so a fault can be detected by comparing parity of the inputs and outputs [12]. In this paper, a new testable gate (NR gate) is designed with two ones and one zero at the output. So the logic AND and majority of the outputs must be zero and one respectively. Any single transient and permanent fault can be detected by computing majority and logic AND of the outputs. This paper is organized as follows. Section 2 presents a review of QCA and explanation of its concept, clocking and basic elements. In section 3 QCA defects are proposed. Section 4 proposes new testable gate and shows the method of testing. In section 5, simulation of the gate NR is done and the results are shown. Section 6 analyses the manufacturing defects in the gate NR, and finally section 7 concludes the work.

2. Review of QCA

A) concept of QCA

Quantum-dot cellular automata is a new technology that uses the state of polarization to encode the binary information. Each quantum cell has four quantum dots and two mobile electrons. Due to columbic repulsion the electrons occupy the farthest dots in cell that results in lowest energy state. So each cell has just two stable states that correspond to polarizations p=-1 and p=+1 and a third null state that corresponds to p=0. Polarization p=-1 equals to binary zero and p=+1 equals to binary one. The null state shows no binary information. There are two types of QCA cell: 90° cell and 45° degree cell [13-15]. These cells with two possible charge configurations and the equivalent binary information are shown in Fig. 1 and Fig. 2 respectively.



Fig. 1. 90° QCA cell. (a) binary zero. (b) binary one. (c) null state



Fig. 2. 45° QCA cell. (a) binary zero. (b)binary one. (c) null state

B) Basic logic elements in QCA

The majority gate is shown in Fig. 3. This gate results in the majority of the 3 inputs in the output. By setting one input to +1 or -1 logic OR/AND of the other inputs will be resulted in the output. Also inverter gate is also shown in Fig. 3.



Fig. 3. Digital gates with QCA. (a) AND gate (b) OR gate (c) inverter gate

C) Clocking QCA

The electrons in the potential wells require high potential energy to tunnel between quantum dots. This energy is provided by QCA clock. When the clock is high, the potential barriers are low so the electrons are allowed to move between dots. When the clock is low the potential barriers are high so the electrons are trapped in the dots. Clock in QCA has four phases. As well as for power supplement, QCA clock is used for logic synchronization.

The four phases are switch, hold, release and relax as it is shown in Fig. 4(a). In switch phase the potential barriers between quantum dots are rising up and a QCA cell is getting a polarization according to its neighbor cell polarization. In hold phase potential barriers are high and tunneling between quantum dots is suppressed. Hence the OCA cell has a fix polarization. In release phase potential barriers are decreasing and in the relax phase the barriers enough so electrons can tunnel freely between quantum dots, and QCA cell has no special polarization. According to the four clock phases, there are four clock zones. In QCA circuit, each cell must be assigned to a zone. The arrangement of clock zones determines the direction of information flow [16-18]. Clock zones are shown in Fig. 4(b).



Fig. 4. (a) four phases of clock. (b) clocking zones

3. Manufacturing defects in QCA

There are four major groups of defect that can be produced during manufacturing process. (1) cell displacement, (2) cell misalignment, (3) missing cell, and (4) additional cell. Incorrect deposition process causes these defects. Cell displacement refers to the defect that a cell is displaced from its original position. Cell misalignment refers to the defect that direction of a cell is misplaced with respect to the other cells. Missing cell occurs when a cell is omitted in the layout and additional cell defect occurs when there is an unwanted cell in the layout [19]. This paper focuses on single missing cell defect. In Fig. 5 a majority gate under this defect is shown.



Fig. 5. Majority gate with single missing defect

4. New testable gate

A) Designing testable gate

Here a new method is introduced to design a testable gate. Assume two outputs are one and the other is zero. Under these conditions the majority of the outputs must be one and the logic AND operation must be zero. In the presence of a fault at outputs the majority and the logic AND will be not equal to those in fault free operation. So it is possible to test the gate by computing outputs majority and AND. To design an appropriate gate another major point must be considered. The applicable gate must be able to implement logic functions with low complexity and delay. To design the desired gate, function $P = AB + \overline{AC}$ is applied here as the firs gate output. This function can provide NOT, AND, NAND, NOR and NOR easily. So applying this function is very useful to implement logic functions [20]. In order to obtain two other functions for the remained outputs all other cases that produce two one's and one zero in the output must be considered. Each obtained gate then is applied to implement the 13 standard logic functions and finally the one that implements these functions with the lowest complexity and delay will be chosen. The gate is shown in Fig. 6, and has the best performance to implement 13 standard functions. Its truth table is shown in Table 1.



Table.1. Truth table of testable NR gate

				-	
а	b	С	р	q	r
0	0	0	1	0	1
0	0	1	0	1	1
0	1	0	1	0	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	0

B) Testing NR gate

Presence of two ones and one zero can detect any single fault at output. As mentioned in previous section, under these conditions and in fault free operation the majority of the outputs must be one and the logic AND must be zero. If a fault occurs in the output that in fault free operation is zero, the logic AND will be one and if a fault occurs in the output that in fault free operation is one, the majority of the outputs will be zero. Outputs of the NR gate are 011, 101 and 110. Table 2 shows all the faults that can occur for each output and the testing result for each fault. As shown in the table when there is a fault in the output, logic AND or the majority of outputs is not equal to that in fault free operation. Testable block of this gate is shown in Fig. 7. When there is no fault in the output, majority and logic AND must be complementary, so two pair two rail checker can be used to test more blocks as shown in Fig. 8.



AND

Testable block

Μv

2-Rail

Checke

E1

F2

NR

D1

S1

D2

Fig. 7.

TB S2

Two pair two rail checker has four inputs. When D1/S1 and D2/S2 are complement, the outputs E1 and E2 will also be complement [21]. In Fig. 8 TB is testable block shown in Fig. 7 and D1/S1 and D2/S2 are the outputs of the test circuits of each testable block. If the E1/E2 are complementary, it can be concluded that D1/S1 and D2/S2 are also complement. It means two blocks work correctly and there is no fault in the gates.

C) Simulation Results

The bistable approximation engine is used for the simulation and set the number of samples = 180000. All other parameters are set to default values. The layout of the gate is shown in Fig.9. As it can be seen, the layout has six clock zones. Simulation result is shown in Fig. 10.

5. Fault detection

QCA circuits suffer from transient and permanent faults. Permanent faults occur during manufacturing process. Thermodynamic effects, radiation and other effects, cause transient faults [22]. Any transient and permanent fault can be detected in the NR gate by applying a majority gate and logic AND gate in the output as a test circuit as shown in pervious sections. Here, single missing cell defect is induced in the majority voter, inverter, Lshaped wire, fan-out and crosswire to show how this defect can be detected in gate NR. In other words, in each step one cell is omitted and the obtained circuit, simulated by QCA Designer and simulation results are analysed. Table 3 shows the simulation results after omitting a cell in the circuit. In this table F.F refers to fault free output, FPi refers to the faulty output and ai is a 3 bit pattern that has an equivalent decimal value of I, for example a5 represents 101. As it is obvious in the table, when a fault occurs in the output due to single missing cell defect majority or logic AND of the outputs is not equal to those in fault free operation. For example, input a1 results in

a3. According to the column 3 in the presence of a defect, this input results a7. a3 has the majority of one and the logic AND of zero. However, a7 has the majority of one and the logic AND of one.

ISSN: 2251-9246

EISSN: 2345-6221

6. Implementing 13 standard functions

In this section, 13 standard functions are implemented by gate NR and the number of required gates for each function is compared with the number of Fredkin gates for each function. Fredkin is a very useful testable gate and can produce many logic functions easily. Results are in Table 4 and show that gate NR has better performance than Fredkin gate in implementing standard functions in term of the required gate for each function. QCA layout of testable Fredkin gate is shown in Fig. 11. Comparison between Fredkin gate and the NR gate shows that the NR gate in terms of number of cell and area is better than Fredkin gate. The results are shown in Table 5.



Fig. 9. Layout of gate NR in QCADesigner

87

max: 1.00e+000 A min: -1.00e+000	
max: 1.00e+000 B min: -1.00e+000	
max: 1.00e+000 C min: -1.00e+000	
max: 9.54e-001 P min: -9.54e-001	
max: 9.54e-001 Q min: -9.54e-001	
max: 8.81e-001 R min: -8.81e-001	

Fig. 10. Simulation results of gate NR

Table.2.	
Fault patterns in gate I	١R

									_		
Input vector	F.F	FP1	FP2	FP3	FP4	FPS	FP6	FP7	FP8	FP9	FP10
аО	a5	a5	a5	a5	a5	al	a5	a7	a5	a7	a7
al	a3	a3	a3	a3	a7	a3	a7	a3	a3	a3	a3
a2	a5	a5	a5	a5	a5	al	a5	a5	a5	a5	a7
a3	a3	a3	a7	a3	a7	a3	a7	a3	a3	a3	a3
a4	a3	a3	a3	a7	a7	a3	a3	a3	al	al	a3
a5	a3	a3	a3	a7	a7	a3	a3	a3	a3	a3	a3
a6	a5	al	a5	a5	al	a5	a5	a5	a5	a5	a5
a7	a6	a2	a6	a6	a2	a6	a6	a6	a6	a6	a6
FP11	FP12	FP12	FP13	FP14	FP1	L5 FI	P16	FP17	FP18	FP19	FP20
FP11 a7	FP12 a5	FP12 a5	FP13 a5	FP14 a5	FP1	15 FI	P16 a5	FP17 a5	FP18 a7	FP19 a5	FP20 a5
FP11 a7 a3	FP12 a5 a3	FP12 a5 a3	FP13 a5 a3	FP14 a5 a3	FP1	15 Fl	P16 a5 a3	FP17 a5 a1	FP18 a7 a3	FP19 a5 a1	FP20 a5 a3
FP11 a7 a3 a7	FP12 a5 a3 a5	FP12 a5 a3 a5	FP13 a5 a3 a5	FP14 a5 a3 a5	4 FP1 a5 a3	15 Fi	P16 a5 a3 a5	FP17 a5 a1 a5	FP18 a7 a3 a7	FP19 a5 a1 a5	FP20 a5 a3 a5
FP11 a7 a3 a7 a3	FP12 a5 a3 a5 a1	FP12 a5 a3 a5 a3	FP13 a5 a3 a5 a2	FP14 a5 a3 a5 a3	4 FP1 a5 a3 a5 a5	15 FI	P16 a5 a3 a5 a3	FP17 a5 a1 a5 a3	FP18 a7 a3 a7 a3	FP19 a5 a1 a5 a3	FP20 a5 a3 a5 a3
FP11 a7 a3 a7 a3 a3 a3	FP12 a5 a3 a5 a1 a3	FP12 a5 a3 a5 a3 a3 a3	FP13 a5 a3 a5 a2 a3	FP14 a5 a3 a5 a3 a3 a3 a3	4 FP1 a5 a3 a5 a3 a5 a3	15 Fl 5 7 8	P16 a5 a3 a5 a3 a3 a3	FP17 a5 a1 a5 a3 a3	FP18 a7 a3 a7 a3 a7 a3 a1	FP19 a5 a1 a5 a3 a3	FP20 a5 a3 a5 a3 a7
FP11 a7 a3 a7 a3 a3 a3 a3 a3 a3	FP12 a5 a3 a5 a1 a3 a3 a3	FP12 a5 a3 a5 a3 a3 a3 a2	FP13 a5 a3 a5 a2 a3 a3 a3	FP14 a5 a3 a5 a3 a3 a3 a3 a3 a3	FP1 a1 a2 a3 a4 a5 a5 a5 a5 a5 a5	5 Fl 5 : 8 : 8 :	P16 a5 a3 a5 a3 a3 a3 a3 a3	FP17 a5 a1 a5 a3 a3 a3 a3	FP18 a7 a3 a7 a3 a1 a3 a3	FP19 a5 a1 a5 a3 a3 a3 a3	FP20 a5 a3 a5 a3 a7 a7
FP11 a7 a3 a7 a3 a3 a3 a3 a3 a3	FP12 a5 a3 a5 a1 a3 a3 a3 a7	FP12 a5 a3 a5 a3 a3 a3 a2 a5	FP13 a5 a3 a3 a3 a3 a3 a3 a3 a3 a5	FP14 a5 a3 a3 a3 a3 a3 a3 a3 a3 a3 a3 a3 a3	4 FP1 a5 a5 a5 a3 a3 a3 a3	5 Fi 5 : ; 3 ; 3 ; 5 ; 5 ;	P16 a5 a3 a5 a3 a3 a3 a3 a3 a3 a2 a4	FP17 a5 a1 a5 a3 a3 a3 a5	FP18 a7 a3 a7 a3 a1 a3 a3 a3 a7	FP19 a5 a1 a5 a3 a3 a3 a3 a3	FP20 a5 a3 a5 a3 a7 a7 a1



Fig. 11. Layout of testable Fredkin gate

Table.3. Implementing 13 standard functions

Standard functions	# of NR gate	# of fredkin gate
$F_1 = A\overline{B}C$	2	2
$F_2 = AB$	1	1
$F_3 = \overline{ABC} + \overline{ABC}$	2	3
$F_4 = \overline{ABC} + A\overline{BC}$	2	4
$F_{5} = \overline{A}B + B\overline{C}$	2	2
$F_6 = A\overline{B} + \overline{A}BC$	3	4
$F_{7} = \overline{ABC} + AB\overline{C} + \overline{ABC}$	4	4
$F_8 = A$	1	1
$F_9 = AB + BC + AC$	3	4
$F_{10} = \overline{A}B + \overline{B}C$	2	2
$F_{11} = \overline{AB} + BC + A\overline{BC}$	2	3
$F_{12} = \overline{A}B + A\overline{B}$	2	2
$F_{11} = AB\overline{C} + \overline{ABC} + A\overline{BC} + A\overline{BC} + \overline{ABC}$	2	4

Table.4.					
Comparison between Fredkin and NR gate					
	Fredkin	NR			
# cell	260	225			
area (µm ²)	0.41	0.31			

7. Conclusion

In this paper, a new gate is designed with special property at output by which testing is possible. This gate has two ones and one zero at the output. So the majority and logic AND of the outputs must be one and zero respectively. This method is applicable to detect both transient and permanent faults. The ability of this gate was investigated by implementing 13 standard functions, which showed that this gate has better performance in comparison with Fredkin gates.

References

[1] M. Patidar, N. Gupta, "An efficient design of edge-triggered synchronous memory element using quantum dot cellular automata with optimized energy dissipation," Journal of Computational Electronics, Vol. 19, No. 2, pp. 529–542 2020. https://doi.org/10.1007/s10825-020-01457-x.

[2] S. M. Bhat, S. Ahmed, "Design of Ultra-Efficient Reversible Gate Based 1-bit Full Adder in QCA with Power Dissipation Analysis," International Journal of Theoretical Physics 58(12), pp. 4042-4063, 2019. https://doi.org/10.1007/s10773-019-04271-9

[3] S. M. Mohaghegh, R. Sabbaghi-Nadooshan, M. Mohammadi, "Designing ternary quantum-dot cellular automata logic circuits based upon an alternative model," Computers & Electrical Engineering 71, No. 1, 43-59, 2018. https://doi.org/10.1016/j.compeleceng.2018.07.001.

[4] M. Momenzadeh, M. Ottavi, and F. Lombardi, "Modeling QCA defects at molecular level in combinational circuits," in Proc. DFT VLSI Syst., Monterey, CA, Oct. 2005, pp. 208-216. https://doi.org/10.1109/DFTVS.2005.46

[5] H. Thapliyal, and N. Ranganathan, "Reversible logic-based concurrently testable latches for molecular QCA," IEEE Trans. Nanotechnol., vol. 9, no. 1, pp. 62-69, Jan. 2010. https://doi.org/10.1109/TNANO.2009.2025038

[6] H. Thapliyal, and N. Ranganthan, "Conservative QCA gate for designing concurrently testable molecular QCA circuits," 22 th IEEE Int. Conf. VLSI Design. New Delhi, Jan. 2009, pp.511-516. https://doi.org/10.1109/VLSI.Design.2009.75

[7] X. Ma, J. Huang, C. Metra, and F. Lombardi, "Testing reversible 1D arrays for molecular QCA," in Proc. 21 th IEEE Int. Symp. DFT. Arlington, VA, Oct. 2006, pp. 71-79. https://doi.org/10.1109/DFT.2006.63

[8] T. Wei, K. Wu, R. Karri, A. Orailoglu, "Fault tolerant Quantum Cellular Array (QCA) design using triple modular redundancy with shifted operands," in Proc. 2005 IEEE Asia South Pacific DAC. Conf., pp. 1192-1195. https://doi.org/10.1109/ASPDAC.2005.1466555

[9] M. Momenzadeh, J. Huang, and F. Lombardi, "Defect characterization and tolerance of sequential devices and circuits," in Proc. Defect Fault Tolerance VLSI Syst., Oct. 2005. https://doi.org/10.1109/DFTVS.2005.26

[10] J. Huang, M. Momenzadeh, and F. Lombardi, "Defect tolerance of QCA tiles," in Proc. Design, Automation and Test., Munich, Jul. 2006, pp. 1-6. https://doi.org/10.1109/DATE.2006.244118

[11] P. Gupta, N. K. Jha, and L. Lingappan, "A test generation framework for quantum cellular automata circuits," IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 15, no. 1, pp. 24-36, Jan. 2007. https://doi.org/10.1109/TVLSI.2007.891081

[12] B. Parhami, "Fault tolerant reversible circuits," 6th Int IEEE. Conf. Signals, Systems and Computers, Santa Barbara, CA, 2006. https://doi.org/10.1109/ACSSC.2006.355056

[13] J. Retallick, K., Walus, "Limits of adiabatic clocking in quantum-dot cellular automata" Journal of Applied Physics vol. 127, no. 5, pp. 054502, 2020 https://doi.org/10.1063/1.5135308

[14] Z. Mohammadi, K. Navi, R. Sabbaghi-Nadooshan, "Design of testable reversible latches by using a novel efficient implementation of Fredkin gate" International Journal of Electronics vol. 107, no. 6, pp. 859-878, 2020. https://doi.org/10.1080/00207217.2019.1692243 [15] Bahar, A.N., Wahid, K.A. "Design of an Efficient N × NButterfly Switching Network in Quantum-Dot Cellular Automata(QCA)" IEEE Transactions on Nanotechnology, vol. 19, no. 1,pp.147-155,2020.https://doi.org/10.1109/TNANO.2020.2969166

[16] F. Deng, G. Xie, X. Cheng, Z. Zhang, Y. Zhang, "CFE: A convenient, flexible, and efficient clocking scheme for quantumdot cellular automata," IET Circuits, Devices and Systems, vol. 14, no. 1, pp. 88-92, 2020. https://doi.org/10.1049/ietcds.2019.0096

[17] S.R. Heikalabad, H. Kamrani, "Design and implementation of circuit-switched network based on nanoscale quantum-dot cellular automata," Photonic Network Communications, vol. 38, no. 3, pp. 356-377, 2019. https://doi.org/10.1007/s11107-019-00864-w

[18] M. Kianpour, R Sabbaghi-Nadooshan, "Novel 8-bit reversible full adder/subtractor using a QCA reversible gate," Journal of Computational Electronics vol. 16, no. 2, pp. 459-472, 2017. https://doi.org/10.1007/s10825-017-0963-1

[19] M. B. Tahoori, M. Momenzadeh, J. Huang and F. Lombardi, "Defects and Faults in Quantum Cellular Automata at Nano Scale," in Proc. IEEE Int. Symp. VLST Test., Boston, MA, 2004. https://doi.org/10.1109/VTEST.2004.1299255

[20] B. Sen, D. Saran, M. Saha, and B. K. Sikdar, "Synthesis of reversible universal logic around QCA with Online testability," IEEE Int. Symp. Electronic System Design. Kochi, Kerala, Dec. 2011, pp. 236-241. https://doi.org/10.1109/ISED.2011.53

[21] P. D. Vasudevan, P. K. LaLa, and P. J. Parkerson, "Reversible- logic design with online testability," IEEE Trans. Instrum. Meas., vol. 55, no.2, pp. 406-414, Apr. 2006. https://doi.org/10.1109/TIM.2006.870319

[22] R. K. Kummamuru, A. O. Orlov, R. Ramasubramaniam, C. S. Lent, G. H. Bernstein, and G. L. Sinder, "Operation of a quantum-dot cellular automata (QCA), shift registers and analysis of errors," IEEE Trans. Electron. Devices, vol. 50, no. 9, pp. 1906-1913, Sep. 2003. https://doi.org/10.1109/TED.2003.816522