Design of Novel Hybrid-CMOS Full Adder with Low Power Consumption, High Speed and Full Swing Outputs
الموضوعات : Majlesi Journal of Telecommunication DevicesVahid Motallebzadeh 1 , Mohammad Reza Alamdar Moghaddam 2 , Saber Izadpanah Tous 3 , Abbas Golmakani 4
1 - Sadjad Institute for Higher Education
2 - Sadjad Institute for Higher Education
3 - Sadjad Institute for Higher Education
4 - Sadjad Institute for Higher Education
الکلمات المفتاحية: en,
ملخص المقالة :
In this paper a novel 1-bit full adder using hybrid-CMOS logic style is proposed. Hybrid-CMOS design style utilizes various CMOS logic style circuits to build new full adder with desired performance. The new proposed full adder is based on differential cascode voltage switch logic (DCVSL) XOR-XNOR gate which generate full-swing outputs. The complementary pass-transistor logic (CPL) is used to have minimum propagation delay and stability against noise in Sum signal. Also the transmission-gate logic (TG) is used to have high speed and full-swing in Cout signal. The circuit that consists of 16 transistors is simulated with HSPICE in 0.18 μm CMOS process by varying supply voltages from 1 V to 1.8 V with 0.2 V steps. The simulation results show that the proposed circuit has less power consumption and is faster in comparison to other circuits.
[1] M.J Zavarei, M.R. Baghbanmanesh, E. Kargaran, H. Nabovati and A. Golmakani, “Design of New Full Adder Cell using Hybrid-CMOS Logic Style,” 18th International Conference on Electronics, Circuits and Systems, pp. 451–454, 2011.
[2] S. Wayria, H. Pandey, R.K. Nagaria and J. S. Tiwari, “Ultra Low Voltage High Speed 1-bit CMOS Adder,” International Conference on Power, Control and Embedded Systems, pp. 1-6, 2010.
[3] J. M. Rabaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits: A Design Perspective. Prentice Hall, 2002.
[4] A. Sayed, H. Al-Asaad, “Survey and Evaluation of Low-Power Full Adder Cells,” Proceedings of the International Conference on VLSI, pp. 332-338, 2004.
[5] M. Hosseinghadiry, H. Mohammadi, M. Nadisenejani, “Two New Low Power High Performance Full Adders with Minimum Gates,” World Academy of Science, Engineering and Technology, pp. 1077-1084, 2009.
[6] I. Hassoune, D. Flandre, I. O’Connor and J. D. Legat, “ULPFA: A New Efficient Design of a Power-Aware Full Adder,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, No. 8, pp. 2066-2074, 2010.
[7] C.-K Tung, Y.-C. Hung, S.-H. Shieh and G.-S. Huang “A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded Systems” IEEE Design and Diagnostics of Electronic Circuits and Systems, pp.1- 4, 2007.
[8] M. Zhang, J. Gu, and C. H. Chang, “A Novel Hybrid Pass Logic with Static CMOS Output Drive Full-Adder Cell,” in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 317–320, May 2003.
[9] S. Goel, A. Kumar and M.A. Bayoumi, “Design of Robust, Energy Efficient Full Adders for Deep-Submicrometer Design using Hybrid-CMOS Logic Style,” IEEE Transactions on Very Large Scale Integration. Systems, vol. 14, no.12, pp.1309–1321, Dec. 2006.
[10] C.-H. Chang, J. Gu and M. Zhang, “A Review of 0.18 um Full Adder Performances for Tree Structured Arithmetic Circuits,” IEEE Transactions on Very Large Scale Integration Systems., vol. 13, no. 6, pp. 686–695, Jun. 2005.
[11] M.E.S. Elrabaa, “A New Static Differential CMOS Logic with Superior Low Power Performance,” Analog Integrated Circuits and Signal Processing, vol. 43, no. 2, pp. 183–190, 2005.
[12] K. Yano et al., “A 3.8 ns CMOS 16 16 b Multiplier Using Complimentary Pass-Transistor Logic,” IEEE Journal of Solid State Circuits, vol. SC-25, no 2, pp. 388–395, April 1990.
[13] V.G. Oklobdzija, “Differential and pass-transistor CMOS Logic for High Performance systems”, Proceedings of the 21st International Conference on Microelectronices, vol. 2, pp. 803 -810, 1997.
