An Improved CMOS GHz-range Gilbert Mixer
Subject Areas : Majlesi Journal of Telecommunication DevicesHamid Reza Sadr Manouchehri Naeini 1
1 - Islamic Azad University, Damavand branch
Keywords: en,
Abstract :
In this paper, a new topology of Gilbert mixer with improved power consumption using the CMOS 0.18μm TSMC RF design kit is proposed. The proposed mixer is a down conversion one working in 2.4GHzradio frequency (RF), with a 2.5GHz local oscillator (LO) and a 100MHz intermediate frequency (IF). The circuit of this mixer is based on a low power differential transconductor in RF stage, wherein the ac and dc current paths through the source degeneration resistors and dc bias are isolated from each other. The supply is 1.8Vdc and the obtained power consumption is as low as 1mW.
[1] B. Razavi , “RF Microelectronics,” Upper saddle River,NJ : Prentice Hall, 2012.
[2] J. J. Carr. “3 - Radio receivers”. In: RF Components and Circuits, Oxford: Newnes, 2002, pp. 34 –65.
[3] B. Gilbert, “A Precise Four-quadrant Multiplier with Subnanosecond Response.” IEEE Journal of Solid-State Circuits, 1968, pp. 365 –373.
[4] V. Vidojkovic et al., “A Low-voltage Folded-switching Mixer in 0.18-um CMOS.” In: IEEE Journal of Solid-State Circuits, 2005, 40.6, pp. 1259–1264.
[5] S. Gao, K. Li, “A High-linearity Low-noise Figure Active Mixer in 0.18um CMOS”,IEEE ,2009.
[6] P.J. Sulivan, B.A. Xavier and W.H. Ku, “Low voltage performance of a microwave CMOS Gilbert cell mixer.” IEEE J. Solid-State Circuits, 1997, pp. 1151–1155.
[7] D. Van Vorst, S. Mirabbasi, “Low-power 1V 5.8 GHz Bulk-driven Mixer with on-chip Balun in 0.18 u m CMOS”. In: IEEE Radio Frequency Integrated Circuits Symposium. Institute of Electrical and Electronics Engineers, 2008, pp. 197–200.
[8] M.J. Deen, R. Murji, N. Jafferali, W. Ngan, “Low-power CMOS integrated circuits for radio frequency applications,” IEE Proceedings Circuits, Devices, and Systems, vol. 152, no. 5, October 2005, pp. 509–522.
[9] H.R. Sadr-M.N., Dec. 2003, “A Novel Linear, Low Noise,Low Power Differential Transconductor & A Novel Linearization Technique”, 10th IEEE International Conference on Electronics, Circuits and Systems , ICECS2003, vol. II, pp. 412-415.
[10] H.R. Sadr-M.N., “A Novel Approach to the Design of A Linearized Widely Tunable Very Low Power and Low Noise Differential Transconductor”, Lecture Notes in Computer Science (LNCS), PATMOS Sep. 21-23, 2005, Leuven, Belgium, pp. 714-723.
[11] Z. Czarnul, S. Takagi, "Design of linear tunable CMOS differential transconductor cells," Electronics Letters, Oct. 1990, vol. 26, no. 21, pp. 1809-1811.